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ABSTRACT
Chen, Kai. MSEE , Purdue University, December 1989. Development of GaAs 
MODFET DCFL circuits and Process Technology. Major Professor: James A. Cooper, 
Jr.
The GaAs MODFET device is one of the prominent candidates for very high speed 
circuit applications. This thesis presents the MODFET DCFL inverter and other logic 
circuit design and process development. Working circuits of E/D type inverters, three- 
input NAND and NOR logic gates and ring oscillators are reported.
CHAPTER I 
IN TRO D U CTIO N
For more than three decades, silicon has been the dominant material for the 
semiconductor industry. But since the late 1950s, gallium arsenide (GaAs) has been 
considered a semiconductor with the potential to replace silicon because of the following 
properties of GaAs:
(I) the very high low-field electron mobility (six times that o f Si O)) which give 
GaAs the possible high-frequency performance;
(2 ) the large bandgap coupled with a  short minority carrier lifetime which gives 
GaAs an advantage over Si in high-radiation environment;
(3) GaAs substrates grown with very high resistivities can be used as a dielectric 
medium for high-frequency microwave and millimeter-wave 1C.
Since the early 1980's, a  new promising transistor made of GaAs has been 
developed. Ih is  device is now known as the MOdulation-Doped Field Effect Transistor 
(MODFET), which held the record as the fastest logic switching device^) since 1984 
until a recently reported faster result made by a GaAs Heterojunction Bipolar Transistor 
(HBT)X3) Several other names such as the Selectively-Doped Heterojunction Transistor 
(SDHT), the High Electron Mobility Transistor (HEMT), the Two-Dimensional Electron
Gas FET (TEGFET), have also been used for MODFET by different groups who have 
developed MODFET's. Excellent performance has been demonstrated by AlGaAs/GaAs
MODFET's.
On the basis of the baseline of MODFET process fabrication technology developed by 
Mark Whiteside at Purdue, the puipose of this thesis is to present one way to build 
MODFET Enhancement-mode driver/Depletion-mode load (E/D type) inverters and other 
simple logic circuits such as three input NAND and NOR gates as well as ring oscillators 
More complex MODFET circuits can be built by the design and process technology 
developed from this research.
L I  M ODFET Review
The MODFET device evolved from the work on AlGaAs/GaAs superlattices (thin 
alternating layers of differing materials sharing the same crystalline lattice) pioneered by 
Esaki and Tsu at IBM in the late 1960'$.(4) It was predicted that high mobilities in 
GaAs could be accomplished if electrons were translated from the highly doped AlGaAs 
to an adjacent undoped GaAs layer, because of less Coulomb scattering, a process now 
known as modulation doping. The mobility enhancement behavior was first 
demonstrated by a single modulation doping heterojunction structure shown in Figure 1.1 
in 1978, by Dingle, et al, of AT&T Bell Labs. (5) The electron layer confined on the 
GaAs side of the interface was proven to have a quasi two-dimensional character^) and 
is referred to as a two-dimensional electron gas (2DEG). In 1980, the first MODFET 
device, shown in Fig. 1.2, was successfully fabricated by Fujitsu.(7) In 1986, the state- 
of-the-art devices with gate lengths of 0.1 pm demonstrated transconductance (gm) of 
500ms/mm (77K), propagation delay (tpd) of 12ps (300K), and maximum current 
density; (Jmax) of 500mA/mm. (8)
1,2 M pD F E T  Overview
From Fig. 1.2, it is clear that because of the higher electron affinity of GaAs, the free 
electrons ionized from the donors in the wider band gap AlGaAs are transferred and 
confined in the undoped GaAs layer, forming the 2DEG conducting layer across the 
whole wafer. The advantage of this 2DEG layer is that the mobility of electrons in this 
layer is obviously higher than that of the bulk GaAs doped to a comparable level, as 
illustrated by Figure 1.3.(9)
Fig. 1.4 shows a typical cross sectional diagram of a MODFET, which is similar to a 
Si MOSFET in drain/gate/source structure. The gate, which modulates the 2DEG 
channel that is normally hundreds of angstroms below the gate, is a metal-semiconductor 
Schottky barrier junction. The channel is modulated by the gate voltage, which changes 
the depth of the depletion region of the Schottky barrier into the semiconductor. The 
device will be shut off when the gate voltage is negative enough so that the depletion 
region extends into the 2DEG, eliminating the conducting channel between the drain and 
the source.
Similar to the Si MOSFET, there are two types of MODFET, enhancement-mode and 
depletion-mode devices. The enhancement-mode is a normally-off device, which means 
the conducting channel is cut off when the gate is zero biased. This mode is built with a 




Figure 1.1 The heterostructure and its energy band diagram. (5)
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Figure 1.2. (a) The MODFET heterojunction and, (b) its energy band diagram .d )
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Figure 1.3 The 2DEG and bulk GaAs carrier mobilities vs. temperatures.(9)
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Figure 1.4 (a) Si MOSFET and, (b) GaAs MODFET.
barrier. The other type is the depletion-mode, which is a normally-on device. It is built 
with a larger gate-to-channel separation than the zero-bias depletion width of the gate 
Schottky barrier.
Similar to CMOS in silicon, a complementary MODFET technoldgyi that is k p - 
MODFET coupled with an n-MODFET can be of interest at temperatures below 77KdO). 
Below this temperature, the mobility of holes in the two-dimensional hole gas (2DHG), 
formed in undoped GaAs when the AlGaAs is p-doped, is on the same order as the 
electron mobility in bulk GaAs.
Recently, new interest has arisen in pseudomorphic MODFET’s, in which a 
mismatched lattice layer of (In7Ga)As is grown between the (Al7Ga)As spacer and tile 
undoped GaAs layer. The 2DEG is thus formed in this newly included (In7Ga)As layer. 
In 1989, the devices of this structure with 0.2|i.m gate length exhibited a maximum 
channel current (IrnaY) of 550mA/mm, peak transconductance (gm) of 550ms/mm, and 
peak current gain cutoff frequency (fp) of 122 GHZO I). Transconductance as high as 
930ms/mm at 300K was also reported^12).
1.3 MODFET Circuit Implementation
The universally used MODFET circuit type is the direct coupled FET logic (DCFL, 
Fig. 1.5 (a)). Its prominent advantages are:
(1) the basic DCFL circuit has the simpler (minimal number of two transistors) 
inverter gate than the buffered FET logic (BFL, Figure L5 (b));
(2) E/D type DCFL circuit consumes less power than the depletion driver circuit;
(3) from circuit design point o f view, DCFL is very attractive since its 
enhancement-mode driver (E-driver) results in a direct-coupled scheme identical 
to that employed in silicon MOS circuitry.
A big disadvantage of DCFL is that it is very sensitive to the threshold voltage. The 
control of the threshold voltage across the wafer is a major challenge to build a working 
MODFET circuit with DCFL. A control of threshold voltage better than 30mV across the 
wafer is equivalent to a control of gate recess etching of better than I O A  — a very 
difficult prescription to fill.(13) This will be discussed later in the chapter on process 
development.
The first circuit manifestations of high speed, low power capabilities of MODFET 
applications, a ring oscillator with 27-stages and DCFL configuration, was reported in 
1981 by F u j i t s u / S i n c e  then, impressive improvements have been ach iev ed .^ ) In 
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Figure 1.5 (a) Direct-coupled FEfT logic and, (b) buffered FET logic.
deyicesCl^). This is the fastest FET ring oscillator switching speed ever reported.
..',v.With the use of MODFET NOR logic gates, a high-frequency divider, another 
application Of DCFL circuits, can be built using D flip-flops. The results of such a circuit 
with device gate length of I pm were first reported by Kiehl et al (17) in 19.83. A 
maximum operating frequency of 3.7 GHz at 300 K (30 mW total power with 1.3 V bias) 
and 5.9 GHz at 77K (19mW total power with 1.4V bias) were demonstrated.
The first MODFET static RAM (4-bit) with I -pm gate lengths was built in 1984(18). 
In the same year, a 4-kbit MODFET SRAM with a typical access time of 2ns was 
successfully buiit(19). This was also the fastest access time ever reported for a 4-kbit 
SRAM up to then. In 1987, a 1-kbit MODFET SRAM with access time of 0.6ns was 
achieyed(20).
In 1986, a self-aligned gate superlattice AlGaAs/n+ GaAs MODFET 5x5-bit parallel 
m ultiplier with multiplication times of 1.80ns at 300K (power dissipation o f 
0.43mW/gate) and 1.08ns at 77K (power dissipation of 0.75mW/gate), using DCFL 
circuits, was reported^!).
In microwave applications, extremely impressive results have been shown by 
MODFETs as compared to GaAs MESFETs. Table LI (?) shows some data for this
Table 1.1. Comparison of MODFET and MESFET microwave figures.^)
PARAMETERS MODFET MESFET
Gate length L (um) 0.35 0.50 1.0 1.0
Transconductances Sm 
(ms/miri) 230 235 140
100
C tirren t-gain  cu to ff 
frequency fr(GHz)
47 35 18 14
P o w e r-g a in  c u to ff 75 96 38 30
frequency fmax(GHz)
comparison. Contrary to the digital application, the uniformity requirement of threshold 
voltage is more relaxed since only discrete FET devices are involved in microwave 
applications. This makes the MODFET a more favorable candidate for microwave 
circuits.
1.4 FeasibiiityofMODFETTechnoIogy
When evaluating a new device technology, four key factors need to be considered. 
They are speed and energy consumption, complexity of the process, yield, and the 
scaling potential into the submicron range.
The intrinsic speed and energy requirements are related to the drift velocity of the 
electrons in the channel, therefore the MODFET is expected to be the best among the 
existing FET technologies because of its mobility advantage of the 2DEG (even though 
this mobility advantage disappears for drift fields above a few hundred V/cm(22)(23))> as 
proven by the actual measurements shown in Fig. 1.6(8) and Table 1.2,(2)
■tv /The'complexity of the process and yield of the MODFET technology are still far from 
mature. Two major problems, quality of the epitaxial layer and threshold voltage 
uniformity, need to be solved. Some progresses have been made. Defect density below 
100 cm"2 (24) and threshold voltage standard deviation of only 4mV at Id=IOjiA (25)
have been reported. At present, the recess etching problem is solved at the expense of 
increasing process,complexity. The method that is widely used is to introduce a self­
terminating-layer during MBE growth. Dry ion reactive etch (R E) is then used to do the 
etch quite uniformly. More details of this method will be discussed in Chapter 6. 
Further efforts in these techniques are needed for the economically feasible MODFET 
technology.
8
Table 1.2 Device technology comparison graded I (best) through 5.(2)
■ GaAs Si
■ . -  ; MODFET MESFET VerticalFET HBT CMOSFET BJT
Speed I 3 I " 2 5 4
Power delayproduct I 2 2 4 '  : ; V  : 5- ■ 4
Lithographic requirement 2 5 I . 4
DopingcOntrol 4 I- 4 4 ■" I ;2 " - I
Processing cbmplexity 2 ' I 4 5 5
Materiaisproblems 4 3  ̂ 5 4 ■>vT: : v 2
Figure 1,6 A comparison of various device technologies. $ )
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Both vertical and lateral dimensions limit the ultimate extent to which a FET can be 
scaled down. Vertically, similar to Si MOSFETs whose minimum oxide thicknesses are 
limited to about 40A by electron tunneling, the minimum thickness of AlGaAs in the 
M OpFET is approximately 2(X)A by the same token. Another limit to decreasing the 
n+AlGaAs layer comes from the requirement that enough donors in the n+AlGaAs, Le., 
N2 (doping density in AlGaAs) x t2 (n+AlGaAs thickness), are needed to provide the 
carrier concentration in the 2DEG, ns, as high as possible (usually «10l2cm"2). The 
third limit is due to the necessity of the spacer layer (=50A to 200A) between the 
n+AlGaAs and the undoped GaAs to ensure the high electron mobility in the 2DEG. The 
lateral scaling of the MODFET depends physically somehow on the vertical dimension. 
This can be explained by fringing effects as follows: One of the primary reasons to 
reduce the gate length is to reduce the gate capacitance. As the gate length is decreased to 
the OTder of the gate-to-channel separation, the fringing effects become dominant. There 
will be no further gate capacitance reduction, nor further speed improvement by 
squeezing the gate length. Another factor to limit the lateral dimension for III-V 
bdmpound channels is the baUastic transport effect. This comes into play whett the gate 
Iehgthis below 0.5pm.
MODFETs, on the basis of the above discussion, clearly indicate a superiority over 
other FET technologies in terms of achieving operation of ultrafast transistors, lower 
power dissipation, and lower noise. The continuous improvement in MODFET 
technology is expected to make it a very bright candidate for superfast circuit 
applications.
1.5 The Organization of Thesis
In Chapter 2, theory and equations describing MODFETs will be discussed. Chapter 
3 will present the circuit and mask design of the MODFET logic gates and circuits. A 
detailed discussion on development of fabrication process and related experimental results 
will be given in Chapter 4. Chapter 5 will present the electrical characterizations of all 
circuits (inverters, three-input NAND, NOR logic gates, and ring oscillators) fabricated. 
Some recommendations for future work will be suggested in Chapter 6.
CHAPTER 2
THEORY OF MODFET
This chapter discusses theories of MODFETs. The model of calculations presented 
here is basically developed by Delagebeaudeuf and Linht(25) jn this model, the subband 
splitting and the existence of an undoped AlGaAs spacer layer between the doped AlGaAs 
and uhdoped GaAs are considered.
Section 2.1 will discuss the electrostatics of a normal heterojunction. Section 2.2 will 
consider the 2DEG which is isolated from the effect of the Schottky gate on top of the 
doped AlGaAs layer, refered to as the isolated regime. Section 2.3 will present a 
discussion on the charge control regime, where the effect of the Schottky gate on the 
2DEG will be considered. Section 2.4 will present the analytical formula of current- 
voltage relationship of the MODFET. Finally, the modifications of the model under some 
conditions, such as second order effects, and the correspondence between the MOSFET 
and MODFET will be discussed in Section 2.5.
2.1 Heterojiinction Electrostatics
The depletion approximation shown by the solid line in Fig. 2.1 (b) (the actual case is 
shown by the dashed line) is used to find the relationship between the doping densities, 
Np and N2s and depletion widths, x j and X2j of the heterojunction formed by AlGaAs and




The Poisson equations of both sides are






(a) AlGaAs/GaAs contact (b) space charge distribution
(Vb i - V a)
(c) electric field (d) potential
Figure 2.1 Heterojunction electrostatics.
Isitegrating these two equations and using the depletion approximation, we obtain:
E ( x )  ^qN lO c1-=O
E l (2.4)
E-(X)=
e2 , v  ... (2.5)
as shown in Fig. 2.1 (c). Integrating the following equations:
Z*400
V 1( X ) = I  E 1(X)cIx
-  V - h  :: ' - /V , . " - :
■ ' f x . •
(2.6)
V 2(X )=  E2(X)CiX Y
; L (2.7)
where Vi, V2, the built-in potential, V^i, and the applied voltage across the 




Solving (2.8) and (2.1) for x I and x2, we obtain:
_ [Zeie2N2(Vbi-VA) 







LqN2(E1N ^ e 2N2)J (2.10)
The energy band diagram of AlGaAs and GaAs before and after contact are shown in Fig.
2.2. ' : , -
The MODFET heterojunction is much more complicated than what we have discussed 
above. The appropriate space charge distribution for a MODFET AlGaAs/GaAs 
heterojunction is illustrated by Fig. 2.3. An extra layer of electrons (the 2DEG) as well as 
an electrically neutral spacer layer are added to Fig. 2.1 (b).
The very thin 2DEG layer (approximately 100A) implies the electrons are confined in a 
potential well with a dimension comparable to the carrier’s effective Bohr radius, therefore 
quantum mechanics must be used to describe the 2DEG's behavior.
2 .2  The 2DEG :
To solve the Schrodinger equation of an electron in the 2DEG, the potential energy 
must consist of the contributions from both ionized donors in AlGaAs and other electrons 
in the 2DEG, A very important assumption is the so-called quasi-constant electric
vaccum level
-I i I
Ec 2 - 
Ef2 "





(a) Energy levels of AlGaAs and GaAs before contact.
(b) Energy band diagram of AlGaAs/GaAs heterojunction.
Figure 2.2 Energy band diagrams of AlGaAs/GaAs before and after contact.
2DEG
Figure 2.3 Space charge distribution of MODFET.
field E in the potential well or triangular potential. It is deduced from the fact that the 
electric field E contributed by the other electrons in the 2DEG can be introduced as an 
average constant value while the linear electric field due to ionized donors can be 
approximated by a constant when the extremely small segment (which is the thickness of 
the 2DEG =100A, as compared to the whole depletion width o f =5000A in GaAs) is 
considered. With this assumption, the self-consistent Schrodinger-Poisson equations can 
be solved(27)(28)(29) and the longitudinal quantized energy is obtained:
a U )
where m i* is the longitudinal effective mass, h is the Planck's constant, E is the electric 
field arid n is the quantum number of the energy level.
The 2DEG is characterized by three physical parameters for the equilibrium state: The 
Fermi-level position in the 2DEG EfQ, the sheet density of 2DEG carriers ns, and the 
electric field at the interface in GaAs E ij. The relationship between them will be 
established. The notations are defined by Fig. 2.4 and Fig. 2.5.
E11(CV)
2.2.1 ng versus E ij
The PoiSson equation of the GaAs depletion region is
^ = A (H (X )-N 1)




Figvire 2.4 MODFET structure with defined notations and coordinates.
AlGaAs GaAs
Figure 2.5 MODFET energy band diagram for isolated regime.
where N j  is ionized donor density in GaAs and n(z) is bulk free electron concentration. 
Integration across the depletion region (between E(X=X1)=O and E(X=O)=Eji) of GaAs
layer gives ; V
eiE ii=q(ns+N i Xl)
Typicaily, N ix j= 1 0 14c n r3x0.5|im =IO10Cnr2 «  ns=1012cm-2, thus
e iE ii«qns
LikewiseyWehavethesimilarrelationshipfortheundopedAlGaAs:
^ E i p q n s
(2.13)
(2-!4)
■ ■ - '
(2.15)
Substituting (2.14) into (2.11) for GaAs, we have the first two energy levels:
Eo(eV)=Yo(ns)2/3
E 1(CV)=Yi(Hs)2/3 (2.16)
The two constants obtained here:
Yo = 2.26x10 '12
Yi = 4.0xl0’12 (sj)
ate adjustable. They are experimentally estimated as;(6)(3°)(31) 
^  = 2 .5 0 x l0 12 
Yi = 3.20xlQ'12 (SI)
2.2.2 ns vs. Ef 




The density-of-states function is shown by Fig. 2.6. Using Fermi-Dirac statistics, we get:
E0
(EfEo) (EfEi)
)(l+ e Ct ) (2.18)
This expression applies to a two-level system. It is also a valid approximation to the bi­
level system because typically only the first 2 levels are significantly filled.
More practically, we desire to establish a function in terms of donor density in the 







Figure 2.6 Density-of-states function vs. energy En.
Energy (En)
■ ; - 2.2.3 ns=f(d, N2)
The Poisson equation for the depletion region in AlGaAs is 
; d2 V? _ gN2(x)
. dx2 ■■ e2 (2.19)
where V2 is the potential drop in AlGaAs from the AlGaAs/GaAs interface and N2 is the
donor density in AlGaAs, with the boundary conditions:




J X =-X 2




N2(x)=0, -d < x < 0 




where X2 is the depletion width of doped n+ AlGaAs plus the thickness p f the spacer layer
and is determined by (2.10). Solving these equations, we find the band bending in 




Combining (2.22) and (2.23) gives:
C2E2i = V 2qe2N 2 V 20+q2N2d2 -qN2d (2.24)
From the energy band diagram of Fig. 2.5 we have:
qV20 = AEc - Ef0 + Ed(O) -S2 (2.25)
Additionally, with the interface states neglected, Gauss's Law can be applied to get
^ 21“  elEli=qns (2-26)
The final expression is then obtained from (2.18), (2.24) and (2.26):
V2qe2N2V2o+q2N2d2-qN2d = qns
(Eg)-Eci(O)-Eo) (Eg)-Ecz(O)-Ei)
• An(E)kTln(l+e kx )(l+e “) (2.27)
Here* Eq (or E \ ) are energy difference between the ground level (or the first level) 
and the valence energy band at x=0, i.e., Ec j(0). This equation can only be solved 
numerically. The procedure is to pick an arbitrary low value for EfQ-Ec I(O) to determine 
n s by (2.24), (2.25) and (2.26). Eq and E j are computed by (2.16) and are then 
substituted back to (2.18) to calculate anew  ns. Iterate this procedure until the tw ons's 
calculated above are equal.
Given some basic constants:
Nc=2(27tmn*kT/h2)3/2=9.15xl012cm-3,
82=(Ec-Ef)y\lGaAs=^ri'x n̂C ^c^d) (e^ ),
AEc= I.06x (V) =0.32eV
where the mole fraction of Al, x, is assumped to be 0.3, and 
kT=0.0259eV (300K),
Xnn^ = O llm 0,
£2=1.08x10-12IVcm,
An(E)=^TSxlO1 3 V-1Cm-2,
the carrier concentration can be calculated in terms of spacer thickness d and doping 
density in AlGaAs, N2, as shown in Table 2.1(2^) and Fig. 2.7, ( ^ )
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2 .3  Schottky Gate Charge Control Regime
In this section, the effects of the Schottky gate on the 2DEG will be investigated. 
Suppose die AlGaAs layer is thin enough or the gate voltage is negative enough that the 
AlGaAs layeris completely depleted. The band diagram of the influence of the Schottky
Table 2.1 The 2DEG earner concentration ns (cmr2).(33)
d (A) AlGaAs doping density N2 (cm*3)
IxlO17 5 x l0 17 IxlO1S
50 4.79X1011 9.00x1011 1.13x1012
IOO 4.44x1011 7.73X1011 9.27x1011
150 4. U xlO 11 6.73xlOn 7.84X1011
200 ■■3.83k IO1'1' --- - --- 5.95X101'i. 6.77x1b11
■ ' . ' ' ■ i ' '
gate is shown in Fig. 2.8. The Poisson equation is then:
■ d2v  _  qN2(x)
■ dx2 ' £2
with the conditions s
N2(x)=0, - d < x < 0
N2(x)=N2, -t2 < x < -d
and the potential reference point is taken at the interface: V2(x=0)=0, then
V2C-t2) = ^  - E2it2 = Vp2 - E2it2
where t2 is the thickness of the entire doped and undoped AlGaAs layer and
‘ v  _  qN2(t2-d)2 
p2 •'■. 262
From Fig. 2.8, we also have the relationship
qV2(-t2) = $ bn - qVg+Ef- Eci(O)-AEc
where ^BN is the metal-semiconductor work function difference. Substituting (2.32) into
(2.30), we get
e2(Vp2-fVg + 'Jifv 0 BN+ Eci(0)+AEC) ,
E2E2i = ----------- --- ^ :
■ ,  ̂ . *2 ; (2.33)
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Figure 2.7 2DEG carrier concentration vs. AlGaAs doping density for various d.@3)
AlGaAs GaAs
Figure 2.8 The energy band diagram for the charge control regime.
Qs =..-qng = -C2(Vp2-fVg +
■ T ; ■ (2.34)
where C2= E2A2 can be considered as the capacitance of AlGaAs. Since Ef-Ec(O) is 
always very small compared with the other terms (its dependence on the gate Voltage will 
be discussed later), (2.34) can be reduced to
Qs "  - C2(Vg-Vth) (2.35)
Vai = O6K-ABe -Vp2
' ■ (2.36)
Obviously Qs=O, i.e., the 2DEG is eliminated when Vg=Vth, therefore the Vth is defined
as the threshold voltage.
By examination of above equations, several comments or conclusions can be made 
'■here.-
2.3.1 The effect of interface states
If the interface states Qi are taken into account, the threshold voltage VtJ1 of (2.35) 
would be shifted as
V& = ^ A E , , .  V p ,. Q(
(2.37)
2.3.2, Control of Vth ■
For a given device the terms ^ bn and AEc in (2.36) are fixed, therefore the threshold 
voltage Vth is controlled by the term Vp2=qN2(t2-d)2/2e2 . Vp2 can be changed by 
changing either the doping of AlGaAs, N2, or the thickness of the doped AlGaAs layer, 
t2-d. A higher doping N2 is usually used to provide a high carrier concentration (Note 
through (2.27) that the maximum 2DEG density depends on N2). Thus, the thickness of 
the AlGaAs is most often used to control the VtJ1.
If the thickness of the doped AlGaAs layer,t2 , is large enough so VtJ1 is a large 
negative number (see (2.31) and (2.37)), then the Qs of the 2DEG is not zero, and a
reverse bias voltage on the Schottky gate is needed to shut off the channel of the device 
The device is then "depletion-mode". When the thickness t2 is decreased, Vp2 is. 
decreased and V ^  becomes less negative. At a point where t2 is decreased to such a value 
that V th-0, from (2.35) a forward bias gate voltage is now needed to create a 2DEG 
channel to turn on the device. After this point the device becomes "enhancement-mode".
Physically the transition that from the isolated regime to the charge control regime 
Occurs when the gate-to-channel separation is equal to the depletion region width
contributed by both Schottky gate and AlGaAs/GaAs heterojunction. Alternatively, for a 
given thickness t2, the transition gate voltage Vgtr between the two regimes can be found





A decreased thickness of the doped AlGaAs layer will lead to an increased threshold 
voltage. This also makes sense from the band diagram point of view. Fig. 2.9 (a) shows 
that before etch, the n+AlGaAs layer is partially depleted by surface (the outside face for 
metal contact) and interface (between AlGaAs and undoped GaAs) depletion. Thedevice 
now is depletion mode, Vth < 0, because it is conducting when Vg=O. After some of
n+AlGaAs layer is etched away, the total number of donors is decreased so that more 
neutral donors are ionized. After all donors are ionized when the etch continues, the 
density of carriers in the 2DEG will begin to decrease. The interface bands of GaAs will 
become more flat (in Fig. 2.9 (b)) than in Fig. 2.9 (a). The device now is still depletion- 
mode because a 2DEG is still there, but Vth has become less negative. As the etch is
continued further, the band bending in the GaAs becomes more and more flat until it 
touches the interface Fermi level (Fig. 2.9 (c)). At this point, any small change in gate 
bias will turn the transistor on or off, by positive or negative gate voltage, respectively, 
therefore Vth=O now. The transistor becomes enhancement-mode from this point on.
Further etch after this will cause the space charge region in the AlGaAs to extend into the 
GaAs layer until the 2DEG disappears, as shown in Fig. 2.9 (d). Vth > 0 now because 
the transistor will be turned on only when a positive Vgs (> Vth) is applied, as shown by 
the dashed line in Fig. 2.9 (d).
2.3.3 Depletion-mode and enhancement-mode Device 
For the depletion-mode device, the optimal AlGaAs thickness t2 is chosen Such that 
Vgu=O:
V2£2(^BN-82)q2N2 Y ^ ( A E c - ^ - E f o + E ci(0))+d2
(2.39)
This t2op enables the 2DEG be affected by any negative gate voltage. Given the 
Schdttky barrier height ̂ bn= I.106eVP4) and typical AlGaAs doping N 2 = ix lb 1^cm‘3,
■ ; ' ■ ■ . ' S ' ' . , '
for various Spacer layer thickness d, the t2op and corresponding threshold voltage Vfo for 
the depletion-mode device can be calculated by (2.39) and (2.36), respectively, as shown
Schottky
surface interface 
^ epletion^  |deplatjgp
Schottky I
** GaAfc^ XlGaAs I"®GaXs
-------------F ^ r
r * ~  XIGaXs




(C) more etch: the 2DEG is 
about to dissappear, Vth2 = 0.
Schottky
(d) more etch than (c): E-mode 
device formed,Vth3 > 0.
Figure 2.9 The energy-band diagrams with regard to etching.
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(a) *2op and V *  for optimal D-mode MODFET with N 2=IO1 8Cm*3/ 33)
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AlGaAs Thickness, t2( A)
(b) t2 vs. Vflt for E-mode MODFET with N2=IO18cm '3 d=200A.
Figure 2.10 N 2 vs. threshold voltages for (a) optimal D-mode and, (b) E-mode
in Fig. 2.10 (a). A thicker t2 will produce a more negative VtJ1 because part of the gate 
voltage must be used to deplete the extra thickness of AlGaAs, t2-t2op
Similarly, for the enhancement-mode device, given spacer layer thickness d and 
AlGaAs doping N2 , a series of Vj1 vs. the various t2 can be calculated from (2.31) and
(2.36). The result is illustrated in Fig. 2.10 (b).
A. final comment is about the choice of the spacer layer thickness, d. The trade-off is 
that a thinner d will lead to a higher 2DEG carrier concentration ns but a lower mobility p
because of closer physical separation between the ionized impurity centers in AlGaAs and 
the carriers in 2DEG.
2A  DG C urrent-V oltage Model of M ODFET
The coordinate system used for this analysis is illustrated by Fig. 2.4. When a voltage 
V j is applied between the grounded source and the positive draim the effective voltage for 
charge control by the gate at any point of the channel, Veff(z), can be expressed in terms 
of the gate voltage Vg and the potential at the corresponding point in the channel Vc(Z):
Veff(Z) = Vg-Vc(Z) (2.40)
so (2.35) becomes
Qs(z) -  - C2(Vg-Vc(Z)-VtJ1) (2.41)
Thecurrentinthechannelatanypointxisgiyenby
I(z)=Qs(z)v(z)W (2.42)
where W is the gate width and v(z) is the electron velocity. Only the drift component is 
considered here because the diffusion component is small enough to be ignored for the 
first order analysis.
The electron velocity will be saturated by the scattering limitation after the effective 
electric field E in the channel exceeds a critical value Ec. Thus,
v=pE, ■ E < E C
v=vsat> E > E c (2.43)
(Note: unlike the Si MOSFET case, the saturation velocity vsat is field dependant for GaAs 
MODFETs). Similar to the case in Si MOSFETs, there are also three operation regions for 
the MODFET. The first region is the linear region for small drain voltage V j and Vg > 
Vthj where the drain current I j  is increased proportionally with V j, corresponding to the
electron velocity before saturation. IThe second region, Vg > V*, but Vds ^  Vg - V ^  is 
the saturation, region where I j  is basically a constant for certain Vg, corresponding to the 
electron velocity saturation or the channel pinch-off in the drain end. The third region is
the triode region, Vg > V * but Vds ^  Vg - V*, which is an interim state between the linear 
and the saturation regions. Physically, this region corresponds to the state in which the 
2DEG channel starts narrowing for the increased Vd to the channel pinch-off in the drain 
end. Gnce pinch-off occurs, Id remains constant and the device enters the saturation
region..
2.4.1 The linear region
In this region, the effective channel voltage drop Vd -V c(L)-Vc(O) (where L is the 
gate length) is small as compared to Vg. We thus have:
Veff(Z)-Vg
V(Z) = PE = M^i
Then (2.42) becomes:
Id = MC2(^)(Vg-Vth)Vd
If the source/drain access resistances Rg/R^ are considered, then
Vd = Vc(L)-Vc(O) = Vd-WRs+Rd)
Substituting this into (2.44), we obtain




I d Rs+Rd‘MC2(Vg-Vth) (2.47)
As mentioned earlier, in this linear region die MODFET acts as a pure controllable resistor. 
For smaU WRs+Rd), (2.46) can be reduced to:
(2.48)Id = MC2(^)(Vg-Vfll)Vd
2.4.2 Triode region
In this region, Vd is increased from the linear region so that the channel voltage drop 
can not be neglected. But the electric field in the channel does not reach Ec yet 
Substituting (2.40) into (2.42), yields:
I(z) = WC2rVg-Vflj-Vc(z)]M— (2,49)
Integrating this equation from zero to L and assuming I(z) is a constant throughout the 
channel, we obtain:
IdL = MQWtCVg-VtfO^eCL^V^Oyj-^CVe -̂Vc )̂)2] 2̂ 50)
Substituting (2,45) into this equation and rearranging the result, we have:
I d - H C ^ C Y g - V ^
Again. if WRs+Rd) can be neglected as compared to the drain voltage Vd, (2.51) then 
becomes:
Id = iiG2(^)((V g-Yth)Vd-ivd2)
(2.52)
2.4.3 Saturation region
When Vd is increased, Vd > Vg-VtI1, the channel will be pinched-off near the drain
end first The electric field at this end is larger than anywhere else in the ctianhel because a 
portion Of the drain voltage, Vd-(Vg-VtJ1), will be applied to the depletion region at the
draun end of the channel. Integrating (2.49) from zero to x and rearranging the result, we 
have:':.;
Id z = ItC2W[(Vg-Vfll)(Vc(z)-Vc(0)) - (253)
Vc(Z) = Vg-Vtĥ  (Vg-Vth-Vc(O))2- ^
^ C2  ̂ ; (2.54)
Applying E(z)=dVc(z)/dz, E(L)=Ec, and |i=vsat/Ec to (2.47) and (2.48), we get:
(2.55)Idsat= C2WvsaZVE2L ^ (V g-Vth-RsIdsa)2 - E<U)
2 .5  Discussion of Model
Under certain conditions, the model we have developed can be simplified while under 
some other circumstances, the model is modified by taking into account the effects we 
have ignored. A few simple cases will be discussed in this section. The correspondence 
between the MOSEET and MODFET will also be discussed.
2.5.1 ApplicationofModel
For large gate length, EcL » (Vg-VtJ1-RsIdsat), (2.55) can be approximated as 
^sat -  3^(^-)(V g|-V Ih-RsIdsa^2 (2.56)
(2.57)
If RsIdsat can be neglected as compared to the (Vg-VtJ1), (2.56) becomes:
Id,,, = ^ X V 8-V1̂
This familiar square law can also be found in the MOSFET. Equating (2.52) to (2.57), the 
transition drain voltage Vdsat between the triode region and the saturation region can be 
found:
Vdsat = Vg-Vth (2.58)
Clearly this point corresponds to the drain end channel pinch-off, as we mentioned earlier. 
For shmt gate length, EcL «  (Vg-Vth-Rs^dsat)> (2.55) becomes
IdsarCzWvsatCVg-Vth-RsIdsat) ^ 2 .5 9 )
This linear dependence of Idsat vs- Vg for the short gate case makes a constant
I AIdsatj 




an important figure for the merit of FETs, while the square dependence o f (2.56) for large 
gate leads to an increased Gm proportional to Vg.
Also for short gate, the transition drain voltage Vdsat between the triode and the 
saturation regions can be found by equating (2.52) and (2.55), with some assumptions 
and simplifications,
V d sa t=  ( V g- V th) G - Y 1- 2E J7 )
(Vg-Vth)
For very small gate length L, this equation will be reduced to
Ydsat = EcL
(2.61)
by first Order Taylor expansion. This physically corresponds to the case of electron
velocity saturation.
2.5.2 Modificationofmodel
The first correction comes from our earlier assumption of small and constant Fermi 
level. In reality, the change in Ef with Vg changes the effective gate-to-channel separation 
by about Ai2=80A.(35) Thus
t2+At2 (2.62)
Recall (2.35), the decreased C2 will also decrease the carrier concentration of the 2DEG, 
especially when the doped AlGaAs layer is relatively thin.
The second obvious correction is to add the diffusion term which we did not consider 
in the previous model. An improved model including the mobility degradation effect, has
been developed by Paric et al.(36)
2.5.3 Correspondence between MOSFET and MODFET 
From the previous discussion, the external current-voltage similarity between the 
MODFET and MOSFET has been mentioned. A physical correspondence can also be well
established. The AlGaAs layercan be treated as "insulator", similar to the gate oxide in the 
MOSFET because the reverse bias current through the Schottky gate is negligible. The 
band bending in the "insulator" (i.e., in the AlGaAs) in the MODFET can be thought of as 
due to a significant volume charge, such as ionized sodium, distributed throughout the 
insulator (oxide) in the MOSFET. The AEc conduction band discontinuity replaces the
$emiconductor-to-insulator barrier height in the usual MOSFET. Such a correspondence 
allows the direct use of MOSFET formalism to model the MODFET. @7)
As we have derived in these two Sectionsj the DC currentwoltage relationships of the 
M dD FET in the three regions, Le,, (2.48), (2.52) and (2.57) for the linear, the triode, and 
the saturation regions, respectively, have forms completely similar to that of Si MOSFETs 
for the corresponding operation regions. Since both external and physical correspondence 
exists between the MODFET and MOSFET, it is very profitable to make use of the 
knowledge of NMOS circuit design to design the MODFET circuit, which will be the 
subject of the next chapter.
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CHAPTER 3 v V;.
TEST C H IP DESIGN
With the model developed in the last chapter, we are able to design depletion-mode 
and enhancement-mode MODFET devices, inverters and other logic gates as well as some
circuits like ring oscillators. This chapter will discuss the considerations for MODI7ET 
device and circuit design.
Design of discrete depletion-mode and enhancement-mode devices will be discussed in 
Section 3.1. Section 3.2 will discuss the design of logic gates and ring oscillators. 
Section 3.3 will present a MODFET process overview. Finally, Section 3.4 will discuss 
considerations for design of mask layout. f
3.1 MODFET Device Design
The goal of this section is to find out the saturation current at zero gate bias IcJsat for
the ung^tted device, and, for the device with a gate, to find the drain current Id for the 
given gate length L and gate voltage Vg. Fig. 3.1 shows the layout of a MODFET device
with the defined dimension notations. The key formula used to design the device is 
equation (2.55).
First, consider the depletion-mode MODFET. Remembering the trade-off of undoped 
AlGaAs thickness d discussed earlier, usually the reasonable values of d and N2 are 200A
and IxlO 18Cm-3, respectively. Thus for the depletion-mode MODFET, Table 2.1 gives 
Hs=^TyxlO1Icm-3 and Fig. 2.10 (a) gives
t2=660A 
Vth= - 0.75V.




VsatS= I x I O^cm/sec.
Ec=SxlO3VZcm
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Figure 3.1 The layout of a MODFET device with dimension parameters defined.
The source ca: drain resistance
Rs = Rd= PSyy +
. where




is the sheet resistance and Rc is the contact resistance (their measurements will be
discussed in Chapter 5). Here Ps=I-84kQ (as wiU be discussed in Chapter 5). Choosing 
L'=2jj.m, W=40|im and RC=150Q, we thus get R^=RS=242Q. Substituting these values 
into (2.55), the numerical solution for I<jsat (Vg=O) versus gate length L for a depletion­
mode MODFET is calculated and shown in Fig. 3.2 (a).
For the enhancement-mode device, the same procedure and parameters are taken 
exceptthat 
Vth=O-ZV
d2=380A (from Fig. 2.10 (b)),
C2= ^  = 2 .8 3 x 1 0 -^ -  
d2 cm2.
The numerical calculation results of Idsat(^g=IV ) vs- L are shown in Fig. 3.2 (b). 
For gate length L=2pm, 1 ^ ^  (Vg=IV) = 2.2mA.
3.2 Circuit Design
The inverter (NOT gate) is the basic element of all digital logic families and more 
complicated digital circuits. The design of the inverter, three-input NAND and NOR 
gates, and ring oscillator will be discussed in each of the following subsections. The 
DCFL circuit has been used for these circuits.
3.2.1 Inverter
As in the MOSFET ease, the MODFET inverter can be created by several different 
ways, as shown in Fig. 3.3. They all have an enhancement-mode driver in common. 
Only the loads are changed. Either resistive load (resistor) or active load (transistor) can 
be used: Among them, the depletion load in Fig. 3.3 (b) is most usually used. One of the 
reasons is that when Vjn=O, inverter's output high voltage V0H can be pulled up to V^cJ
while the one in Fig. 3.3 (c) can not. This is due to the fact that the depletion-mode FET 
in Fig. 3.3 (b) is hooked-up in such a way that it acts as a non-linear resistor. VOH=V(jcl is
also true for the ohmic load inverter in Fig. 3.3 (d). The load transistor is ohmic since it is 
forced to operate in its linear region. For these two cases, thp loads are always conductive
Vg=OV
0 I 2 3 4 5 6 7 8 _9 IO • : : 2 13 14 I 5 I S ' 7 i 8 I 9 20
Gate Length L ( J im )
(a) Idsat vs. L far depletion-mode MODFET (Vg=OV).
Vg = I.OV
2 3 4 5 6 7 8 9 1011 121314 15 16 17 T5 ' 920
Gate Length L (jim)
(b) Idsat vs. L for enhancement-mode MODFET (Vg=IV).
Figure 3.2 Idsat vs. gate length L for (a) D-mode and, (b) E-mode MODFET’s.
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Figure 3.3 Inverter elements with various types of loads.
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so that the output Vout is pulled up to Voh =Vdd- In contrast, the saturated load in Fig.
3.3 (c) can not pull Vout all the way up to Vdd, but V0H=VtJcJ-VtJ1 instead. This is 
because when the source of the load transistor has been pulled up to V oh=VtJtJ-VtJ1 the 
gate-to-source voltage is Vdd-(VtJtJ-VtJ1) _ VtJlj and the transistor turns off.
The type of inverter we have designed is shown in Fig. 3.3 (e). It is a depletion­
load/enhancement-driver (E/D type) inverter. The load is an ungated device. Its "floating 
gate" can be thought of as Vgj=O (subscripts I and d stand for load and driver,
respectively) for the design calculation of the inverter.
Given VtJ1J=-S-SV, Vdd=I-OV, and Vin=O, we can construct the following table:
Vout Vdsl Vgsl Vgsl-Vthl
Vout VtJd-Vout OV -Vthl
OV IV OV 3.5V
IV OV OV 3.5 V
Since Vdsj< VgsJ-VtJ1J for all values of Vout, the load is always ohmic as the one shown 
in Fig. 3.3 (d).
Now the (W/L) ratio must be determined for both enhancement-mode driver and 
depletion-mode load. In addition, to make an inverter work properly, a very important 
parameter,
is yet to be determined, where
M t i A d C ^ )L  d
Pi=W C2^ )
Considering the process technology available at Purdue (such as the minimum 
linewidth defined by the optical aligner) and the discussion of the last section, the 





L d -2 p m
where SP is the source-drain spacing and L' is defined in Fig. 3.1.
For the sake of symmetry and simplicity, WjoatJ can take the same value as that of the
driver, that is
What value of SDjoacJ (orSDf), which is also the "gate length" Lload (or L1) for the 
ungated D-load, should be taken?
Supposing VtId-LQV, VjfwI=O-SV and Vjfjp-S.SV, we will next calculate the output 
high and output low voltage of the inverter, Voh and V0L, respectively for input voltages 
of zero and Vdd. (Strictly speaking, Voh is the output when the input is equal to the V0l, 
not zero. Here zero and Vdd for input low and high, rather than the Vol and Vqh « 
respectively, are chosen for simplicity).
ForV in=OV, V0=V0H=VddSince 
Vgsd=O < Vthd=O-SV,
the driver is shut off, therefore the drain current for E-driver Idd=O-
Vdsl=Vdd-VoH=OxVgsI-Vthl= ^SV
The load is in the ohmic operation region. Vont will be pulled all the way up to Vdd since 
the drain current of the load Itll= Idd (because they are in series), is zero, therefore there is 
no voltage drop across the load, nor between the VtJd and Vout.
For Vin=LOV, V0=V0L. which will be calculated as follows.
First, let’s see what regions the driver and the load are eventually in.
Vgsd=LOV > Vthd=OJV 
i Vds^V0L <VgSd-Vthd=1.0-0.3=0.7V
The driver is in its ohmic or triode region. From (2.52), the current-voltage relationship of 
the E-driver is thus:
Idd = ^[(Vgsd-Vftd)Vdsd
The load is also ohmic because 
Vgsl = 0 > Vthl=-SJV 
VdSl=Vdd-V0I=LOV <Vgsl-Vthl=+3.5V 
therefore the current-voltage relationship of the load is:
Idi=Pit(Vgsi-Vthl) - ^ ]
(3 .3 )
(3.4)
Equating (3.3) to (3.4) and rearranging the result, we obtain:
( ! + fo V ^ V o ilV f t!  -Priydd *Vftd)]-2( v  ad+ ^ v dd= o(35 )
v
Substituting the assumed values O fV dd, Vthd and Vthl, we then have
(l+PjV gL-(7+1.4pi)VoL+6 = 0 (3.6)
Ycl _  7+1.4jyV25-4.43r+1.96gr2
'' 2^1+Pi) ■ (3.7)
To see the dependence of Vol on JJr, we may neglect the second order term V0I 2 in (3.6) 
when Vql is much smaller than VtJtJ=I V, thus
Vcl =  -  6
' 7(1+a2|3s) ■ ■■■
This expression clearly shows that a bigger Pr will lead to alower VoL. Given V01=O.IV, 
a typical value Ofpr -  40 can be calculated by (3.6). Thus a variety of Pr values frqm 25 
to 50 were chosen for the test chip.
H W henwe calculate Prj We assumed C2d=C21, i.e., the capacitances of the E-mode and 
D-mode devices were supposed equal. Strictly speaking, this is not true. The gate regions 
of the E-driver is recessed more than that of the D-loads. This results in a different 
AlG^As thicknesses, or different C l  between the E-driver and D-load. Typical values for
the AlGaAs thicknesses of the E-driver and unetched D-load are 400A and 600A, 
respectively, therefore C2d/C21 -  3/2. The real value of Pr should be about fifty percent
larger than what we have calculated. For the etched D-load, this factor of difference 
between the real Pr and the calculated one would be smaller.
The DC transfer characteristic of an inverter can be analyzed graphically if both 
characteristics of the driver and the load are given. This is realized by superimposing the 
two I-V characteristic curves with the same current and voltage Scale, as shown in Fig.3.4
(c). Note that the curve of the load from Fig. 3.4 (b) is flipped to the load line shown in 
Fig. 3.4 (c). By this way, it is very easy to determine if the inverter is properly designed. 
If the load is not resistive enough, as the dashed line in Fig. 3.4 (c), the left cross point of 
two curves for a given v gd of E-driver will be too large, indicated by V dL in Fig. 3.4 (c).
In other words, the output low voltage of the inverter formed by these two transistors will 
be too high. If a circuit is built using these inverters, it will not work since no operating 
points can be found for the inverters, as shown in Fig. 3.5 (a). A well designed inverter, 
as far as the DC characteristic is concerned, should have good operating points shown in 
Fig, 3.5 (b).
To make the load more resistive, two approaches can be taken. One is to increase the 
gate length of the load by choosing the large value of Lj (or pr), in case the W tJ, Ed and 
Wj are fixed. The other way is to change the threshold voltage o f the load, VtJ1Iwhile Li is 
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(a) Characteristic of E-mode driver.
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(b) Characteristic of D-mode load.
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(c) Overlap of the two transistors of an inverter to find out the logic swing.
Figure 3.4 Characteristics of E-driver and D-Ioad for an inverter.
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(a) transfer characteristics of an inverter without operating points.
Vout
(b) transfer characteristics of an inverter with operating points.
Figure 3.5 Transfer characteristics of (a) without and (b) with operating points.
and Vthi. Differentiating (3.5)» we have:
dVpL _ VdfVq.
dV*i Voi^Vthj^P^VoL^ttid-Vdd) /  (3 9)
From the typical values given previously, (VtJtJ-V0L) > 0 while both (VoL+Vthl) and





This means a less negative VtJ1J will cause a lower V0L- Recalling the discussion of
Chapter 2, VtJ1J can be increased by decreasing the thicknesses of the AlGaAs layer, t2- 
Fig. 3.6 shows the experimental measurements of the change of load lines for various 
times of load recess etch, or equivalently, the various thicknesses of the AlGaAs layer.
It should be noted that to compare the two ways to determine the load for the inverter, 
the advantage Of one is the disadvantage of the other. The long load is simple to process 
because a threshold adjust etch for the D-Ioad is not required, and therefore one major 
process step, D-Ioad recess etch, may be skipped. But this choice is poor in device area. 
The method of increasing threshold voltage of the load is good in saving area but bad in 
increasing the process complexity. An extra etching step, relative to the long load choice, 
must be added. It is especially bad if accurate control O fV tJ1I is required by the design,
remembering the trouble in control of threshold voltage across the wafer mentioned in 
Chapter I.
Both types of load—etched and unetched loads were designed on the test chips. It is 
not difficult to calculate how much VtJ1I should be increased, or equivalently how much 
etching time should be taken, by equation (3.5) with Pr given. But a very simple and quick 
way is to look at the experimental results shown in Fig. 3.6. The line (I) shows the load 
line before any etch. The line (4) shows the load line after 26 second etch. The current of 
the load is reduced approximately five times after this etch. If the line (4) is accepted as a 
good load line for the driver shown in this figure, then the unetched load must be designed 
as the line (5) shown on Fig. 3.6 to have an equivalent logic swing. This implies that for 
the Same V0L, the current ItJj and the gate length Lj (or Pr) of the unetched load should be 
roughly five times that of the etched load ItJj* and Lj* (or pr*), respectively. This factor
of S has been used to design the inverters with the etched loads for the test chip fabricated.
3.2.2 NAND and NOR logic gates
The circuits and logic symbols of three-input NAND and NOR gates are shown in 
Fig. 3.7 and 3.8, respectively. The truth table of NAND logic is shown by column Zt in
I (mA)
0.9 \
0.6 0.7 0.8 0.9 V (V)
E-driver: Eteh time:
W/L=40/2, SD=5|im line (I)...... <10 see.
D4oad: line (2).......  *18 sec.
W/L=40/4, SD=10(im line (3).....: =23 sec.
line (4)...... =26 sec.
line (5)...... unetched load
Figure 3.6 characteristics with load linescorresponding to different etching times.
Figure 3.7 Circuit and logic symbol of three-input NAND logic gate.
Figure 3.8 Circuit and logic symbol of three-input NOR logic gate.
Table 3.1 The truth table of 3-input NAND (Zi) and NOR (Z2) logic.
state No. A B C Zi=ABG z 2=a +b +c
1 O O O I I
2 O O I I n
3 O I O I O
4 O I I I ■ ■ : O V ;-.-
5 I O O I " 0  ■ ■ ;
6 I O I I ’ 0 ; : ; ■
7 I I O I 0
8 I I I O 0 : .
Table 3.1.
To analyze the DC characteristics of the NAND circuit, first note that V0Hf=Vddis a
good approximation. This is due to the use of a depletion-mode load, as discussed in the 
previous subsection. V0=Voh occurs when any one or more inputs are low because the
drivers are in series. If any one of the drivers is shut off, no current can pass from the 
supply Vdd to ground. Only when all inputs are high will the output V0 be pulled down 
to V0L because the circuit is acting as an inverter. Three drivers with identical W over L
ratio of 40/2, for example, can be treated as a single enhancement-mode driver with an 
equivalent (W'/L’)d=40/3x2=40/6. Suppose a Pr of 25 for the inverter with an unetched 
load or 5* for the etched load is chosen, then (Lj*/Ld)=5* or Li*=30 is chosen.
Similarly, the same procedure can also be applied to the analysis of the NOR gate 
But three different cases must be considered for the calculation of V0L this time: (a) one of
the drivers is on, (b) two of the drivers are on, and (c) all three drivers are on. For each of 
these cases there exists a current path from the supply through the ground, Parallel drivers 
for the later two cases can be treated as a single driver with two or three times larger 
channel width equivalently. The details of the calculation of Vol are skipped here. The
results are summarized in Table 3.2. The function of the NOR gate is presented by the 
truth table of Table 3.1, column Z2.
3.2.3 Ringoscillator
It is always important to know the speed o f devices and the circuits. The propagation 
delay time tp, the time spent to pass each inverter stage of the circuit, can be characterized
Table 3.2 Summary of design results for various circuits built on the test chip.
Circuit I/O E-driver (W/L D-Ioad (w/L)
. : " Brf
Unetched Etched Gated
P r - -
V P i
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NAND - 3/1 40/2 40/30 no 5*(all three
> - ■ SD=6 SD=30 drivers "on”)
- 3/1 40/2 40/6 no 3*(one “on”)
NOR - ; : SD=6 SD=6 6*(two “on”)
■ ; ■
; 9*(three‘‘on”;
0/1 40/2 40/40 ■ ., no 20(11 stages)
; SD=6 SD=40 ■
RiJig 40/2 ■ . V 40/8 no 4*(11 stages)
Oscillators SD=6 SD=8 v . ■
V  . 40/2 40/8 no 4*(19 stages)
- ■
SD=6 SD=8 . . . . - . . .  '
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by testing the oscillation frequency of the ring oscillator. For this purpose, also for testing 
the yield of the MODFET process technology developed at Purdue, several ring oscillators 
with both etched and unetched loads have been designed.
A  ring oscillator is constructed by cascading an odd number of identical inverter stages 
to induce oscillations, which may be measured at any input or output node. The 
oscillatory behavior of the circuit is achieved by the feedback provided in connecting the 
output p f the final stage to the input of the first stage, as shown in Fig. 3.9. Two 'output 
stages are added for this MODFET ring oscillator design. The primary function of the 
output stage is to buffer the output signal without introducing a large capacitive load on the 
internal nodes. Thus the E-driver of the last inverter in the output stage is designed to have 
a doubled (WZL)cJ ratio, 80/2, than that of the rest of the inverters to increase the drive
ability of the circuit.
The design of MODFET inverters, three-input NAND and NOR logic gates and ring 
Oscillators with 11 and 17 stages have been done on the basis of the above discussion. 
The results are summarized in Table 3,2.
3 .3  Process O verview
Li this section we present a brief overview of the fabrication procedure, in order to 
explain the mask sequence. A detailed description of the processing steps will be given in 
the next chapter.
The bare wafer to start the MODFET fabrication process is shown in Fig. 3.10 (a). It 
is a single heterojunction (AlGaAs/GaAs), modulation-doped heterostructure grown by a 
Perkin Elmer molecular beam epitaxy (MBE) machine.
The first layer, undoped GaAs with thickness of I to 1.5 pm, is grown on a semi- 
insulating substrate. The 2DEG layer will be formed in this GaAs layer. Then a IOOA 
undoped AlGaAs is grown. This layer is named spacer layer because it is used to 
physically separate the 2DEG from the ionized impurity centers in the doped AlGaAs 
layer. There is a trade-off to choose the thickness d of the spacer layer, as mentioned in 
Section 2.3; A heavily doped n+AlGaAs is grown next. The doping density of this layer 
directly determines the carrier concentration of 2DEG, as shown in Fig, 2,5 in Chapter 2, 
therefore it is expected to be doped as heavy as possible, typically lO ^ c rn 'T  by Si 
donors. The thickness of this layer depends on the device type. Usually 200A and 600A 
for enhancement- and depletion-mode devices, respectively, are chosen. The same 
thickness of AlGaAs are grown for all the devices on the same wafer and later recess etch
&
Figure 3.9 Logic diagram of an eleven-stage ring oscillator with two output stages.
is performed for the E-mode devices. Finally, a very thin n+GaAs layer, normally from 
5 0 A  to 4 0 0 A ,  is grown on the top. This cap layer is used to protect the AiGaAs surface 
from being oxidized. The other purpose of this layer is to help the alloy contact to make a 
lower ohmic contact resistance in the source/drain areas.
Given the bare wafer described above, the first process step is device isolation. Since 
the 2DEG layer exists across the whole wafer, all of the devices built on the same chip 
must be isolated electrically from each other. This is done by a wet chemical etch, a 
process known as the mesa etch, as shown in Fig. 3.10 (b). The 2DEG channel is 
removed in the isolation areas when the etch passes all the way through the doped AlGaAs 
layer. The active areas, or mesas, on which the devices will be built, are defined by the 
iriiiA and under the protection of the photoresist when the etch is performed.
The Next process step is to form the source/drain of the device. The second mask is 
used to define the source/drain pattern. Metals are evaporated on the wafer surface in 
contact areas, with all other areas covered by photoresist. Then the photoresist is stripped, 
lifting off the metal and leaving metal in source/drain areas, as shown in Fig. 3.10 "(c). 
This process is known as lift-off. The wafer is then annealed at a certain temperature 
(typically 450C-550C) to allow the metals to interact with the surface of the wafer. Thus a 
highly doped n+ region in contact with metals forms an ohmic contact to the 2DEG by 
electrons tunneling through the narrow barrier.(34)(38)(39)(40) There are two important 
requirements for this step. One is to minimize the source/drain access resistances, by
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Figure 3.10 Cross section schemes of MODFET inverter process.
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(f) gate and interconnect metallization.
Figure 3.10 (continued).
niakiiig the source/drain-to-gate spacing as close as possible. This spacing is limited by 
lithography of the gate pattern. A self-aligned gate process by ion implantation has been 
developed for this purposed15X4 *) The other requirement is to minimize the ohmic 
contact resistance. The high contact resistance is the primary reason for low 
transconductance or poor device performance in MODFETs. The details of ohmic contacts 
will be discussed in Section 4.3 later.
Mask three and four are used to define the recess etch patterns, through which the 
etches are performed to control the threshold voltages of depletion and enhancement-mode 
devices, respectively, as shown in Fig. 3.10 (d) and (e). Both dry etch and wet chemical 
etch can be applied to fulfill this process. For the selective reactive-ion etch (R E), a pre­
calculated thickness Of AlGaAs for both the enhancement- and depletion-mode devices are 
grown precisely including etch stopping layers. The etch will stop automatically at the 
specified layer. The wet etch is controlled by electrical monitoring of the drain current I^.
TTie uniformity control problem associated with the wet chemical etch will be addressed in 
the next chapter. *
Finally, the metallization, mask level 5, is done by metal evaporation and lift-off. The 
gates, interconnects, and pads are formed by this step. The Schottky barrier heights of 
various metals making gbod Schottky contacts, such as Al, Au/Ge and pure Au, are almost 
the same, as will be discussed in Section 4.4. The metal must be thick enough to cover the 
mesa depth as well as for the purpose of bonding and testing afterwards. The finished 
cross section of an MODFET inverter with an etched ungated D-Ioad is shown in Fig. 3.10
3.4 Mask Design
From the above discussion, five mask levels are needed for the MODFET test chip 
fabrication at Purdue. They are:
M ask#! mesa etch
In ContrarSt to all the other mask levels, this mask is designed to be light field, i.e., the 
background (isolation regions) is transparent while the features (active areas or mesas) are 
opaque. Therefore most areas of mask are clear. This allows the operator of the aligner to 
see the wafer below the mask easily. Since the MODFET wafer is usually small in area, 
this light field design makes it easier to adjust the wafer's position relative to the mask in 
order to make full use of the wafer's area. The AZ type positive photoresist is used for 
this MODFET fabrication. One alignment mark is designed on this mask so that the
'patterns formed in the .first level can be aligned to by the second mask Arough A em ask 
aligner,'; ■>,
Mask'#2 ■ ohmic-contact . : ' .V--• .
^vThe'sknjice and Aain areas are defined by Ais mask. Three alignment marks are 
designed for all subsequent mask alignment.
Mask #3 recess etch for Ae depletion-mode device
This level is aligned to Ae ohmic contact pattern. Some windows on Ae source and 
drain regions must be opened to allow Ae probing for electrical monitoring during etch.
Mask #4 recess etch for Ae enhancement-mode device
This level is also aligned to.the ohmic contact mask in order to define Ae recess notch 
right in Ae middle of source and drain. Windows similar to Ae mask #3 must also be 
designed on the mask for convenience of probing and monitoring.
Mask #5 Metallization
Alignment is an essential step for this mask. Spacing between the gate arid 
source/drain area to tolerate Ae misalignment must be considered. OAerwise Ae gate will 
short to Ae source/drain areas by misalignment or oAer errors.
The dark field design of mask #2 to #5 makes alignment easy for Ae type of marks 
used, as shown in Fig. 3.11 (b).
The bonding pads are 100|imxl00|im, The overall size of each of Ae two chips is 
I395|4mxl395|im. The pads of logic circuits are designed to be along Ae Ae boundaries 
for easier bonding and testing afterwards.
Several testmg structures such as Greek-cross structure for carrier Concentration 
measurement, Cross Bridge Kelvin Resistor (CBKR) for contact resistance Aeasurement 
and MODFET capacitor for C-V measurement have also been designed on Ae test chip.
The overall layout pf two cht£s, logic circuits and ring oscillators, are shown m Fig. 
3.11 (a) and (b), respectively.
The layout file was created by CMASK graphics. The masks were made by a
Cambridge Electron Beam Mask Fabrication system (EBMF system).
Figure 3.11 Layoutof (a) logic circuit chip and, (b) ring oscillator chip.
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PROCESS DEVELOPM ENT AND FABRICATION
The discussion of Chapter 3 gave an overview of the basic semiconductor p ro c e s s in g  
steps employed in this MODFET fabrication. This chapter will give a full discussion on 
each of these fabrication techniques. The baseline of the MODFET process technology at 
Purdue has been primarily developed by Mark WhitesideX33) Photolithography and lift­
off will be discussed in Section 4.1. Section 4.2 will deal with the wet chemical etch and 
related threshold voltage control problem. A study o f  alloy contacts and some 
experimental results will be presented in fec tion  4.3. Metallization will be discussed in 
Section 4.4. Finally, a summary of the process developed at Purdue will be presented in 
Section 4.5. *
v " v  ' V ' " '  ■ - ■ V -  .
4 .1  Pbotolithography and Lift-off
As mentioned in the end of the last chapter, five mask levels are used for this 
fabrication process. For levels #1, 3 and 4, that is mesa and recess etches, several basic 
steps, such as wafer cleaning, resist appligation, soft baking, mask alignment, ultraviolet 
(UV) light exposure and photoresist development, hard baking, and resist removal, are 
involved. For levels #2 and #5, however, a special technique, known as lift-off, is used
to define metal patterns on the wafer surface without metal etch.
The device dimensions are primarily limited by optical lithography. The minimum 
Imevddth reliably produced by optical lithography is « 2pm, therefore the minimum "gate 
length (die, length of the recess notch) for the MODFET test chip is designed as 2pm. 
The actual metal gate length is 3pm. The minimum source/drain distance is chosen to be 
6pm, with 1.5pm spacing between the gate and source/drairi area for tolerance of possible 
misalignment and other errors. If a much smaller device size is desired, a new lithography 
method must be developed. One prominent candidate for MODFET lithography is electron 
beam (E-beam) lithography, which is able to produce a gate length as small as 0.1pm.
With this gate length, the device size win be reduced dramatically.
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As mentioned in Chapter 3, the lift-off technique allows metallization after resist 
exposure and development. The key requirement for this? technique is to form an undercut 
profile after resist development Metals can; then be evaporated over the entire: surface, and 
a discontinuity is maintained between the metal on the wafer surface and the metal over the 
photoresist. Upon removal of resist, the metal over the resist is removed and a faithful 
reproduction of the metallization pattern is obtained.
The optical AZ-1350J positive photoresist is used for all lithography steps of this 
process. To create the required undercut profile on the single layer of the UV-Iight 
exposed AZ photoresist, a chlorobenzene-soak process(42)(43)(44)(45) js USed.The steps 
of this process are almost the same as the normal lithography except that to make the resist 
thicker and softer, a lower spin speed, shorter spin time and lower soft baking temperature 
are intentionally used. Also instead of hard baking, the resist is soaked in chlorobenzene 
for 14 minutes. This soak is believed to remove residual solvent and low-molecular- 
weight resin and thereby create a dense surface layer less susceptible to developer’s attack. 
Then the development of the soaked resist goes fast laterally below the hardened surface 
layer, therefore the desired profile is produced. The process should be optimized by 
choosing the proper times of resist spin, soft bake, exposure, chlorobenzene soak, and 
development as well as the spin speed and bake temperature. These data developed at 
Purdue for the Suss aligner are summarized in section 4.5 and the Runsheet in Appendix.
4.2 W et Chemical Etch
In this MODFET fabrication, three different types of etches are to be performed for 
different purposes or requirements. These etches are:
(a) mesa etch, which is used to isolate all of the devices electrically on the same wafer 
from each other. The barrier materials are both AlGaAs and GaAs.
(b) oxide etch, which is used to guarantee good contact between the metal and wafer 
surface before evaporation. Thebarriermaterial isAlGaAsoxide.
(c) recess etch, which is used to control the threshold voltage for both enhancement 
mode and depletion-mode devices. The barrier material is AlGaAs only.
The solution for mesa etch is IH2SO4 :1H2C>2 :24D.I. H2O. For the purpose of
electrical isolation, at least the layers of n+ GaAs, and n+ AlGaAs must be removed, as 
shown in Fig. 3.10 (b). The thickness of these layers add up to about 2000A for the film 
used at Purdue. But for ease of subsequent mask alignment, a mesa depth of around 
4,000A is required. Otherwise it would be difficult to see the defined pattern and 
alignment mark through the mask aligner.
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The etch depth is controlled by the etch time, knowing the etch rate, which is about 
50A/second for the etch solution mentioned above. This rate may vary from time to time 
since it depends on several factors such as the temperature and the age of the solution after 
it is prepared. A calibration on an expendable wafer is recommended before etching. 
However, there is no substantial requirement for mesa depth, as long as it is deep enough 
to isolate the devices and make it easy to see the patterns and alignment marks under 
aligner. Thus it is not essential to calibrate the mesa etch every time. After the etch and 
photoresist removal, the depth is measured by the Tencor Alpha-step profilometer.
Obviously, the disadvantage of a mesa etch is that it is not a planar process. To 
achieve a planar surface, ion implantation can be Used to replace the Wet etch.(2) The 
2DEG is eliminated when the crystal lattice is destroyed by ion implant. But ion 
implantation introduces additional complexity to the process.
The solution for oxide etch is INHqOH^ODI H2O. One of the two oxide etches for
the MODFET is used to remove the oxide layer before the contact alloy metals are 
evaporated. As we have discussed earlier, lowering contact resistivity is very important 
for the improvement of the device performance. The insulating oxide layer must be 
removed to insure a solid contact between the metals and the wafer. The other oxide etch 
is performed before the gate metal is evaporated. Immediately after oxide etch, the wafer 
must be loaded into the evaporation chamber which is pumped down promptly. If the 
wafer is left in air for more than half hour or so without being loaded into the chamber, the 
oxide etch should be redone before loading because a new oxide layer may have been 
: grown.
Finally, the threshold voltage control through recess etch is a critical consideration for 
the MODFET process. As discussed earlier, the recess etch is done by monitoring the 
drain current. The etch is stopped when the target current is met. For example, to build 
an enhancement-mode device of (W/L)=40/2, distance between source and drain 
SD=6}im, and threshold voltage VtJ1=OvW, the proper current (assuming drain voltage 
V(J= I -OV) is about 5(lA. This value is found by trial and error in the process of previous 
runs. The task is tough since, as shown in Fig. 4.1 (46) the sensitivity of Vth on the 
AlGaAs thickness t2 for a typical AlGaAs doping of 2x10*8 cm2 is 6mV/A. To achieve a 
very modest uniformity of 300mV in the lab, the equivalent depth of recess etch must be 
controlled better than 50Al From the calculation of (2.27) and (2.34) in Chapter 2, a 
relationship of Ps vs. t2 can be plotted, as shown in Fig. 4.2.(47) The 50A change in t2 
corresponds to a seven times change in ns, of equivalently in ItJ (assuming mobility ji is a 
constant). The actual situation was even worse because of the unstable property of the
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Figure 4.1 Sensitivity of threshold voltage v ih versus Aickness of AlGaAs, t2.(46)
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Figure 4.2 Sensitivity of 2DEG carrier concentration n* vs. Aickness of AlGaAs9 
t2.(47)
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etch solution. The original etch solution used was 3NH40H :1H202 :1500D IH 20  whose
etch rate was about 4A/second, With the solution agitated by hand, two orders of 
magnitude difference in drain current IcJ were found for different devices across the wafer
with same sizes. This large deviation of uniformity makes it extreme difficult to control 
the threshold voltage by electrical monitoring. This poor result is believed due to the 
instability of the solution made of NH3 and H2O2. Both are volatile and the latter is very
unstable at room temperature. In addition, the etchants are not dissolved and distributed 
uniformly throughout the whole solution when it is agitated by human hand.
Definitely, a more reliable etch recipe and tighter etch operation procedure had to be 
developed. The new solution is just to dilute the mesa etch solution to 
2H 2SO4 :1H2C>2 :500D.I. H2O because both etches have the same barrier material: 
AlGaAs. The etch rate of this new solution is measured as 2.2A/second. The H2O2 is still 
used as the active agent to oxidize the AlGaAs. The volatile NH3 is replaced by H2SO4.
Additionally, the solution is agitated smoothly and uniformly by magnetic agitating 
machine. The new etch solution and mechanical agitation reduce the spread of IcJ ancj
brings the recess etch under control. Besides, the slower etch rate of the new solution than 
that of the previous one enhances the former's advantage to avoid overetch. The Current 
drops dramatically when the etch for the enhancement-mode device is nearly; done, as 
shown in Fig. 4.3. Hence a slower etch rate will make control of the etch easier.
The curve in Fig. 4.3 makes sense physically. The current ItJ in that figure is actually 
the zero-gate-bias drain current IcJ(Vg=O) for a fixed drain voltage VcJ=IvOV. Figure 4.4 
(a) shows the entire curve of IcJ vs. various gate voltage Vg. Before the device is totally 
turned on, (IcJ) 1/2 starts from zero (neglect the subthreshold current) and increase slowly 
when Vg is increased. After the device is completely turned on, (IcJ) 1/2 becomes linear 
with Vg for most of the region because the square law of IcJ vs. (Vg-Vth) takes over.
After Vg is increased further, the gate leakage current and source/drain access resistance in 
series will come into play, therefore the drain current IcJ is limited and its increase rate
comes down again. Physically, this corresponds to a situation where the 2DEG contains 
the maximum electron density which the AlGaAs barrier can contain, and any additional 
electrons leaktothe gate.  ̂ i
Before any etch, suppose the AlGaAs layer is thick enough (as the actual film 
processed at Purdue) so that the threshold voltage is quite negative, as shown in Fig. 4.4 
(a). After the etch is started, the thickness of AlGaAs t2 is decreased continuously.
Consequently the threshold voltage becomes less and less negative. The curve will be 











(a) before any etch.
Id(Vg=O)
(b) after some etch
Id(Vg=O)
OVth
(e) more etch than (b).
0 Vth
(d) finish etch, the device now 
becomes E-mode.
Figure 4.4 Curve of Id vs. Vg changes with different recess etch times.
period, the current Id(Vg=K)) (the cross point between the ItJ-Vg curve and the vertical axis 
Vg=O) is changed little, since the ItJ for large Vg in Fig. 4.4 (a) is almost saturated. This 
corresponds to region I in Fig. 4.3. When further etching is performed, the linear region 
in Fig. 4.4 (b) will take over and a huge drop will occur from (b) to (c) in Fig. 4.4. This 
period is represented by region 2 in Fig. 4.3. Finally, when the etch is performed further 
from Fig. 4.4 (c) to (d), the drop Of IcJ in Fig. 4.3 will naturally slow down again because
now the tail of the curve in Fig. 4.4 (c) is passing across the vertical axis Vg=O- Around 
this region, the device will be changed from depletion-mode into enhancement-mode.
Even though the new recipe for etch seems better than the old one, it is still desirable to 
look for a better technology. Recently, a pH controlled wet etch has been reported/ 1 *) It 
was suggested that the pH monitoring of the solution is a very helpful way to control the 
wet etch. The other method that is also widely used is the selective reactive ion etch 
(RDE), which offers a very sophisticated way to control the etch accurately and uniformly. 
More details of this method and related calculations will be discussed in Chapter 6.
4.3 Ohmic Contact
Ohmic contact is another critical stage of fabrication. Unlike the situation in the 
MOSFET, whose contact is made to the channel at the semiconductor’s surface, the 
contact of the MODFET must be made to the 2DEG channel through a few hundred 
angstroms of AlGaAs layer.
Before the contact is made, the band diagram is as shown in Fig. 4.5. The electron 
transport from the surface to the 2DEG is limited by three series components: the two- 
heterojunction barriers which are formed by (n+ GaAs)/(n+ AlGaAs) and (n+ 
AlGaAs)/(undoped-GaAs) on the two sides, respectively, and the depleted AlGaAs layer 
in the middle. Calculation shows that such a structure does not meet the requirement of
linear characteristic and small resistivity. @)(39)
One way to achieve the low-resistivity-contact is to fabricate a contact area which is 
very highly doped from the surface through the 2DEG by metallic material. The 2DEG 
will be destroyed both in the contact area and a zone extending approximately one Debye 
length around the periphery. However, an accumulation layer of excess electrons, parallel 
to the surface, will be formed right in this area. Thus an unbroken conductive path, 
vertically downward by tunneling through both n+ - n+ heterointerfaces mentioned above 
and horizontally via the accumulated zone to the undisturbed 2DEG, is formed from 
surface contacts to the 2DEG. The contact resistance will then consist of four parts: the 
metal-semiconductor contact to the cap layer, tunneling through the two n+-n+
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Figiire 4.5 Heterostructure energy band diagram.
heterojunction interfaces, and ohmic conduction through the accumulated region. Usually 
only the first term contributes primarily to the contact resistance. This is due to the facts 
that the accumulation has a high carrier concentration and the heights of the two 
heterojunction barriers are about half that of a typical Schottky barrier formed by the first 
term. Thus the contact of metal to the MODFET 2DEG becomes similar to the 
conventional ohmic contact to a bulk n+ material.
To realize the above ohmic contact, either ion implantation or metal alloy may be used. 
The later is chosen for our process for*simplicity. First, the metal pattern on the wafer 
surface is defined by evaporation and lift-off. The oxide on the surface of the contact area 
must be removed before evaporation, as discussed in Section 4.2. After lift-off, the wafer 
is heated to a high temperature for a few minutes to allow the metals to interact with the 
heterostructure system.
The metallization materials chosen for alloying are important. The chemical reaction 
occuring during the heat treatment of the contact is very complicated and not totally 
understood yet. Most of the ohmic contacts are made on the basis of the Aii/Ge eutectic 
system with some additional materials like nickel (Ni) and titanium (Ti). A simplified 
model to explain the alloy process for the Au/Ge eutectic is as follows. The Au/Ge 
deposited on the wafer surface in the contact area melts when the wafer is annealed above 
the lowest melting point of the Au/Ge combination («3600 for 12% Ge:88% Au). The 
GaAs then dissolves in this eutectic system. Upon cooling, the GaAs will come out of 
host semiconductor atoms, Ga, and their lattice sites.
Ni is found to lower the surface free energy of the molten metal alloy and therefore 
enhance the spread of molten Au on the surface. Ni is also found to increase the solubility 
of Ga in the melt during alloying. This results in an increase in Ga vacancies and hence a 
higher Ge doping density in the semiconductor. Ni is also a fast diffuser in GaAs. This 
directly enhances the n+ doping of the alloy area and lowers the resistance.Q8)
The alloy cycle is another important factor to achieve good contact For the M0DFET 
process, an alloying temperature of 400C or higher is necessary.(48) But temperature 
higher than 650C is usually not desired for conventional alloy because of two recognized 
problems: formation of metal globules on the surface, and formation of a AuGa 
intermetallic compound, which will lead to a poor contact interface and excessive strain at 
the contact region.(49) Temperatures as high as 850C have been reported for transient 
alloy.1(49) The desired alloying temperature for the Au/Ge based system is in the range of 
450C to 600C.
The alloy temperature with its ,associated time must be optimized for good device 
performance. A "sequential alloying" technique for this purpose has been proposed by 
Fpgtman et al.(40) In this method, an expendable sample with the metal evaporated and 
defined is alloyed at a starting temperature (450C) for about 100 seconds. After 
measuring the contact resistance, the temperature for alloy is increased and the wafer is 
realloyed. This sequence is repeated until a maximum temperature, 580C for their Case, is 
reached. The temperature at which the minimum contact resistance occurs is the optimum 
temperature for subsequent device ohmic contact.
Two different types o f evaporators have been used for MODFET ohmic contacts at 
Purdue. Using a Varian e-beam evaporator, a multilayer structure chosen according to the 















The Ni is added to achieve a nice and smooth contact surface. A comparison of two 
surfaces alloyed with and without Ni is shown in Fig. 4. 6. The final Au layer is used to
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(b) smooth surface with multilayer structure.
Figure 4.6 Comparison of surfaces alloyed (a) with and, (b) without Ni.
get better conductivity and a smooth surface to be covered by interconnect and pad 
metallization.
The other machine used at Purdue is the NRC filament evaporator. Au/Ge is 
evaporated for the alloy contact but the thickness of metal evaporated is not well 
controllable except a rough estimation by the number of Au/Ge pellets used.
To compare the effects of different metallization systems deposited by different 
evaporators, using different alloy temperatures with and without a thermal quench, a 
simple and interesting experiment has been conducted in the lab. Five pieces cut from the 
same wafer were prepared. Their contact resistances were measured after they were 
alloyed through different cycles. The results are listed in Table 4.1.
It has been reported that rapid cooling is felt to be important for the production of 
contacts with low resistivity and high reliability.(50)(51) To investigate this, two pairs of 
samples were prepared. One of each pair was quenched on a cool metal block immediately 
after it was annealed at high temperature while the other was not quenched but allowed to 
cool down to room temperature slowly. The two pairs were alloyed at two different 
temperatures, 450C and 600C, respectively. Several observations can be obtained from 
Table 4.1.
For both temperatures, the contact resistances of the quenched samples, #7 and #5, in 
each pair, #6/#7 for 450C and #3/#5 for 600C, are clearly smaller than that of its 
counterpart, the nonquenched samples, #6 and #3, respectively. The rapid cooling 
procedure is thought to reduce the factors, such as irregular alloying and dislocation 
formation which is caused by the stress at the interface between reactants and substrate
semiconductor, that lead to poor ohmic Contact. (52)
As for the comparison of different metal structures, samples #4 and #7 are alloyed by 
NRC filament evaporator and Varian e-beam evaporator, respectively, while other 
conditions are kept the same. A better result is obtained from the Varian than the NRC. 
This is partly due to the Ni layers added to the multilayer structure of sample #7. This 
conclusion agrees with the previous discussion about the positive role played by Ni in 
alloying.
As far as the* alloy temperature is concerned, unfortunately no consistent conclusion 
can be drawn. For the quenched pair o f samples, #5 and #7, the results seem to favor 
600C as alloying temperature, wheres the opposite conclusion can be seen from the 
nonquenched pair, #3 and #6, which suggests that the better temperature should be 450C. 
This fact implies again that the quench, or rapid cooling procedure, plays an important role 
during the formation of ohmic contact by alloy.
Table 4.1 Comparison of alloy contact through different alloy cycles.
Cycle #3 : #4 #5 #6 #7
Evaporator Varian NRC Varian Varian Varian
Tenmerature 600C 450C 600C 450C 450C
Quench ? No Yes Yes No Yes
AlJoytime I min. 4.4 min. I min. 4.4 min. 4.4 min.
Pcmin.






(xIO'^Q-cm2) 670.0 273.6 19.0 320 120.5
Comparing the results of all samples, the lowest contact resistivity is found with 
sample #5, This suggests that the optimum alloy cycle should include a combination of 
Several techniques, such as an optimized multilayer metal structure* quench procedure 
together with appropriate alloying temperature and time, etc.
4.4 Gate Metallization
In contrast to the ohmic (linear and low resistivity) contact discussed in the last section, 
a Schottky (rectifying) type contact must be made between the metal gate and AlGaAs.
The primary object to choose a "good gate" is to choose a metal with a high Sdhottky 
barrier height. But for the majority of metals, this height is almost a constant with respect 
to the semiconductor AlGaAs due to Fermi level pinning(32). Thus some other criteria, 
such as stability and resistance to interdiffusion during device operation, reasonable 
ductility to allow wire bonding, and adherence to the GaAs surface, must be considered. 
In reality, it is difficult to find a metallization that satisfies all these conditions. ThUs 
multilayer metallizations have been widely used to seek the optimum metal system to meet 
the above demands.
Both Al and Ti/Au have been used for MODFET gates at Purdue. The NRC filament 
evaporator is used for deposition of Al gates. The disadvantage of this method, as 
mentioned in the last section, is that the thickness of the gate can not be controlled 
accurately. This is a more serious problem for metallization here than for the contact
deposition because of the existence of a mesa step. If the thickness of Al film evaporated 
is not enough to cover the mesa depth of 4000A to 5000A, open circuits between pads or 
interconnects and the gates or contacts will occur. Unlike the situation in metal defined by 
etch techniques, where at least a precaution against possible open circuits can be taken by 
depositing thicker metal, the lift-off technique requires a relatively thin metal layer to make 
sure title discontinuity does occur between the metal that will be maintained oh the wafer
surface and the metal that will be lifted off.
The thickness of each layer of the Ti/Au double layer system evaporated by the Varian 
e-beam evaporator, on the other hand, can be controlled quite precisely by a crystal 
monitoring system. The total thickness of Ti and Au is designed to be 4500A, which is 
thick enough to cover the mesa height.
A relatively thin layer (500A) of Ti is used below the Au layer because, on the one 
hand, the Au/GaAs interface would interdiffuse and degrade at a relatively low 
temperature, 250C, if only Au is used. Considering that the devices have to operate at 
elevated temperatures, this could be a big problem. In addition, Au in GaAs would 
produce deep levels which would degrade device performance. However, on the other 
hand, Au is an ideal choice from considerations of rectification, bonding, thermal heat 
Sinking, and resistance to chemical attack. To eliminate the disadvantages of the Au/GaAs 
interface and while making use of the advantage of Au as metal, a layer o f Ti is included 
between the Au and GaAs.
4.5 Summary
With all the information and experimental results discussed in the previous four 
sections, the final process steps of MODFET circuits at Purdue have been developed and 
summarized as follows. The process runsheet is attached in Appendix B. SEM 
photographs of the MODFET after major process steps are shown in Fig. 4.7.
First, a bare modulation-doped heterojunction MODFET film grown by MBE, as 
shown in Fig. 3.10 (a), is obtained. The n+ AlGaAs layer of the wafer is thick enough 
(600A) SO that those devices fabricated without any gate recess etch would be depletion- 
mode with threshold voltage of *-3.1V. For convenience of handling during process, the 
filrn i$ mounted on a larger piece of silicon wafer soldered by indium. The soldering is 
done on a  heated hotplate. The MODFET film should be mounted as parallel as possible 
to the Si surface; otherwise it will cause difficulties for subsequential alignment under the 
microscope of the aligner. Another caution is that neither indium spots on the surface of 
the MODFET film nor spare indium higher than the surface of the'film 'around the
67
MODFET wafer is allowed. The former will lead to low circuit yield. Both will damage 
the masks which are tightly contacted to the film during alignment with the Kafl Suss 
model 123 mask aligner used at Purdue.
Next, a Standard lithography procedure is followed. The sample is prebaked at 12QC 
for 1$ minutes to dry the surface for a better adhesion between the wafer arid the 
photoresist that will be applied next. After the wafer surface is blown by N2 gun to
remove any particles, AZ-1350J positive photoresist is applied. The wafer is spun at 4400 
rpm for 40 seconds. TTien the resist is softbaked at 90C for 15 minutes to make it djy and 
hard enough to stand the contact of mask. The first mask level, mesa pattern, is then 
defined by UV-Iight exposure with the Suss aligner and resist development. The resist is 
then solidified by hardbake at 120C for 20 minutes to endure the wet chemical etch next.
The mesa etch is then performed in an etch solution of 1H2SC>4:1H2C>2:24 D I H2O 
for about 90 seconds. After thorough rinse in fresh D.I. water and N2 blow dry, the
photoresist is removed by acetone (ACE) soak. Then the wafer is soaked in methanol, 
rinsed in D.I. H2O and blown dry by N2. The mesa depth is measured by a Tencor Alpha
Step profilometer to make sure the mesas are isolated (i.e., the mesa depth > 3000A). 
Then the ohmic contact pattern, the second mask level, is defined. The lithography
step is almost the same as that of mesa etch except that the resist is softbaked at 65C and 
spun at 4000 rpm for 30 seconds. A thicker and softer resist will ease the lift-off, as 
mentioned earlier. Then the wafer is aligned and exposed to the ohmic contact mask with 
the Suss aligner. The photoresist is then (developed after soaking in chlorobenzene for 14 
minutes to produce an undercut profile" The hardbake is skipped here to make lift-off
easier.
The wafer is loaded into the evaporation chamber immediately after etching the oxide 
etch with 1NH^*40 D.I. H2O for 30 seconds. After evaporation, the metal is lifted off by
acetone (ACE). If lift-off can not be completed by soak, a squirt bottle filled with ACE 
can be used. In the extreme situation, if the squirt bottle still does not work, a  dotton 
tipped applicator may also be used with extreme caution. The mesas and ohmic contact 
patterns may be damaged easily by scrubbing. After the ACE soak, a methanol rinse, 
fresh D.I. H2O rinse, and N2 blow dry are performed.
Soon after lift-off, the alloy in Marshall furnace in N2 environment should be 
performed. A long time wait (days) may lead poor contact resistivity. The alloy should 
follow the optimized procedure discussed in Section 4.3.
Next, the depletion-mode recess etch pattern, the third mask level, is defined. The 
lithography procedure is completely the same as that of the mesa etch. The etch is
performed with 2H2S0 4 :1H202 .500D.I.H2 0 . The etch is monitored by drain current Iĉ  
According to the discussion of circuit design in subsection 3.2.1, the etch for the 
depletion-mode device should be stopped when the drain current of the monitored device 
is decreased to one fifth of its original value (roughly corresponds to a 20 to 30 second 
etch). After the etch is complete, the wafer is flushed with fresh D.I. H^O- followed by
N2 blow dry;
Similarly, the recess etch for the enhancement-mode device, fourth mask level, is 
performed in the same way as the depletion-mode device with the exception of a much 
smaller drain current. Extreme attention should be paid to prevent overetch. When the 
etch is nearly finished, a few seconds may make a big difference, remembering the 
s#sitiv ity  o f 'h s '"to thickness discussed in Section 4.4. Typically, for the device of 
(W/L)=40/2, SD=6pm and Vd=IV, the target drain current is around 5pA for 
Vth*0 ,4V. The etch time from experience is approximately 60 to 75 seconds by the recipe 
of 2H2SO4 : IH2O2 : 500 D.I. H2Q. To prevent overetch, smaller time intervals and 
more devices belong to different die taken for monitoring are strongly recommended.
The final mask level, gate and interconnect metallization pattern is defined. The 
lithography and lift-off procedure is totally identical to that of the ohmic contact level. 
Alignment must be done with great caution. After resist development, the wafer must be 
inspected under a microscope carefully. Otherwise, misalignment with too large an error 
may cause gate-to-drain/souree shorts, a fatal disaster for the device. This alignment 
becomes tougher as a more complex circuit composed of more devices, such as a ring 
oscillator, is fabricated. At this case, even if only one transistor out of 26 (for a eleven- 
stage ring oscillator, including two output stages) is shorted, then the entire circuit will 
fail.
Photographs of each, major process steps are taken by a Cambridge Stereoscan 90 
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This chapter will present the electrical testing results and discussions pf the test chips. 
The specific devices and circuits that have been designed and fabiicated |o r  testing are:
(1) diagnostic devices
(a) Greek-cross test structure, and
(b) cross bridge Kelvin resistor (CBKR);
(2) D-mode and E-mode transistors
(a) gated and unetched depletion-mode load,
(b) ungated and unetched depletioh-mode load,
.(c) ungated and etched depletion-mode load, and
(d) enhancement-mode driver;
(3) DCFL E/D type inverters ,
(a) inverter With the gated and unetched D-load,
(b) inverter with the ungated and unetched D-load, and
(c) inverter with the ungated and etched D-load;
(4) three-input NAND and NOR logic gates;
(5) ring oscillators.
Tbese devices and circuits are built on an MBE MODFET film grown by Perldn Elmer. 
The thicknesses of various layers of the film are listed in the begiiiing of the runsheet in 
the Appendix. A quite thick spacer layer of d=200A implies that the film is optimized for 
high mobility rather than device transconductance, as will be explained in Section 5.2.
The measurements of Hall effect at room temperature on ,the film shows a Hall mobility 
of =7 3 OOcm 2/V -second and a sheet carrier concentration of the 2DEG
ns=4.88xl0^ 1cm*2.(61) "  ^  ^
In section 5.1, the testing results on the diagnostic devices will be presented. 
Tmnsistoi- measumipents will be discussed in Section 5.2. Section 5.3 will present the 
results of E/D type MODFET inverters. Section 5.4 will present the characterization of aH 
other DGFL circuits that have been fabricated, including three-input NAND and NOR
logic gates as well as an eleven-stage ring oscillator. Finally, a discussion about the 
testing results will be given in Section 5.5.
5.1 Diagnostic Devices
One of the two testing structures built and characterized is the Greek-cross test 
structure. The pattern is defined by etching a mesa to which the ohmic contacts are made, 
as shown in Fig. 5.1. The sheet resistance of the 2DEG, p s, can be obtained by testing 
the van der Pauw structure formed by pads I, 2, 3 and 4. A current I 13 is forced from 
pad I to pad 3 and the voltage drop between pad 2 and pad 4, AV24, is measured. The 
sheet resistance of the 2DEG is then given by the formula:
Ps fe] AV24I13 (5.1)
The average of the measured sheet resistance is 
ps=1.84 KQ/square
Recatiling the equation of p$ used in Chapter 2: 
Ps I (5.2)qpns
the actual electron drift mobility in the 2DEG is then calculated by 
LLj = -^--=6951.84-en^-
^ ^  qpsns V-sec (5.3)
Where nc=4.88xl0ilcm 2 was used. This drift mobility is smaller than the measured Hall 
mobility. This is expected because these two physical parameters are related by
PH=THPd (5‘4)
where rH is called the Hall factor; For both electrons and holes in GaAs, rH £ I, (54) 
which implies (J-h ^  Pd-
The other two pads of this structure, pads 5 and 6, are used to find out the actual line- 
width of the pattern. A current I35 is forced from pad 3 to pad 5 and the resultant voltage 
drop between pads 4 and 6, AV46, is measured. Then the resistance is determined by
_-AV46 
" I35 ■
Also, according to the defination of sheet resistance,
r = p 4 »
(5.5)
(5.6)
where L and W  are length and width of the 2DEG channel. Substituting (5.5) into (5.6) 
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Figure 5.1 Greek-cross test structure.
w'= P Jr = Pslfi21-  
R VAV46 (5.7)
where the sheet resistance ps is obtained from die previous measurement on the van der 
Pauw structure. The average line-width of 9.72pm is found, as compared to the designed 
line-width of 10pm. Several factors may account for this deviation. The mask pattern 
may be a little bit off from its original layout file during mask production. Lithography
and lateral etch are major factors responsible for the change.'
Another important parameter which needs to be known well is the contact resistance, as 
we have discussed in Section 4.2. The widely used definition of specific contact
resistivity is:
pc = ( # )  (Q-cm2)
VCUZv=O (5.8)
where J and V are the Current density per unit area and the voltage drop of the contact, 
respectively Another measure of the contact resistance is the width normalized contact 
resistance Re (Q-mm). According to the transmission line model (T L M )P 9X54) the
above two figures are related as: ___
Rc =  d) ,5.9)
where d is the length of the contact along tiie 2DEG channel.
To directly measure the contact resistivity pc, the GBKR four-terminal microelectronic 
testing smicture is used. This is the second diagnostic device defined on the test chip. Its 
pattern is shown in Fig. 5.2 (a). Three contacts are made to the 2DEG channel which is 
defined by mesa. A current I23 is forced vertically through pads 2 and 3. The
corresponding voltage drop across the contact is measured between pad I and pad 4. 
Since no current flows through pad I and pad 4, the voltage drop between them, AV14, is
exactly equal to the voltage drop across the contact resistance Re* as shown by the
equivalent circuit in Fig. 5 .2  (b), therefore this four point method eliminates any effect of 
series resistance introduced by the testing probes in the two-probe method.
The specific contact resistivity Pc determined by the CBKR structure is
(5,10)
where A is the area of the contact measured. In our case, A=15|xmxl5(Jm.
The data obtained from the CBKR measurement have been given in Table 4.1 and have 
been fully discussed in the previous chapter. The average specific contact resistivity of 
sample #5 pc= 12.3xlQ' 5 Q-cm2 can be converted into a width-normalized contact
; contact region (15|imxl5|im)









Figure 5.2 CBKR and its equivalent circuit.
resistance of Rc=4.76 Q-mm by (5.9) and the value of ps=1.84 KQ/square, as measured 
from the Greek-cross structure before. For a typical ohmic contact of 40pmx40p.m, a 
contact resistance of Rc=I 19 Q is obtained for each contact. As will be discussed in the 
next section, the contact resistance accounts for a large portion of the total serial access 
resistance of the MODFET devices on the test chips. A further reduction of contact 
resistance is very necessary for better device performance. A specific contact resistivity as 
small as 5x10"® Cl-cvtP- has been reported by Morkoc, et a l/49) A value below lxlO '6  Cl- 
cm2 should be targeted for the Purdue MODFET process, as will be discussed in Section
5.2 Demode and E-mode Transistors
i The characteristic that gives most information for the analysis of FETperformance is 
the drain current Id versus drain voltage Vd for various gate voltages Vg. Such two
curves of a D-mode and an E-mode devices are shown in Fig. 5.3 (a) and (b), 
respectively. As expected, the D-mode device is on from Vg=O to its negative threshold 
voltage YtIia5 3.4V is reached. At this point the 2DEG channel is eliminated. Oppositely, 
the E-mode device is off at Vg=O. When Vg is increased to. VtJt=O^V, a  2DEG channel is 
formed and a drain current is produced. For both modes, increased gate voltages V g will 
cause increased 2DEG carrier concentrations, and therefore increased drain currents.
Slightdiscontinuities occur in the small Vd regions for both curves. T h isisduetogate  
leakage; The forward bias voltage across the gate-to-drain Schottky diode is 
approximately Vg-Vd- K Vg is relatively large and Vd is small, a current will flow from 
the gate to the drain, therefore a negative drain current occurs. When Vd is increased, the 
voltage across the diode is decreased and at a certain point the gate diode is turned off. 
Beyond this point, the Id versus Vd curve comes back to the normal characteristic as
expected.
The threshold voltage of a MODFET device can be found by the curve Id vs. Vg for 
very small Vd, as shown in Fig. 5.4 (a). Small Vd=0.05V is used to guarantee the device 
is in its linear region of operation. Recalling the equation of the linear region:
Id = P(Vg-Vth)Vd (2.48)
Hence tire linear portion of the curve in Fig. 5.4 (a) can be extrapolated to Ids O. The 
intercept is the threshold voltage of the device.
TThe above method may not be realistic if the gate leakage is too serious. In this case, 
the saturation region of the device will be used. Recsdling the equation of the saturation 
region for relatively large gate length:
CuAX
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(a) Depletion-mode transistors (W/L=40/150, SD=150)
CuA)
7 3 0 .  0
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(b) Enhancement-mode transistor (W/L=4Q/2, SD=6pm)
F ip rc  5.3 Characteristic curves of (a) D-mode and, (b) E-mode MODFET’s
Cu A)
ID
3 0 . 65
3.  0 8 5
8 5 0 .  0OOCO
VG 85.  0 0 / d i v  (mV)
(a) Id vs. Vg at linear region, Vds=C.05V.
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(b) Id 1̂  (=1) vs. Vg at saturation region, Vds=2.5V.
Figure 5.4 %  vs. Vg at two operation regions of an E-mode transistor (W/Ls40/2, 
SD=6|im).
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Id =  P
(Vg-Vtfl)2
(2.57)
Here, the current saturation due to the channel pinch-off is assumed since all of the gate 
lengths on the test chips are greater than 2 micrometers. This equation can be rewritten as
Vii = Vf w  -  ( 5 l l )
Thus the linear region of the curve Id^ 2 vs. Vg can be extrapolated to Id=O. A Constant 
but relatively large drain voltage, Vd > Vg-Vth, must be used to make the device operate in 
its saturation region. The intercept point is the threshold voltage of the device, as shown
in Fig. 5.4 (b) and Fig. 5.5 for E-mode and D-mode transistors, respectively.
The above two curves of linear and saturation regions should give same value o f 
threshold voltage Vth if no gate-to-drain leakage occurs. If the gate leakage is not 
negligible, the threshold voltages obtained from the two curves in Fig. 5.4 will be slightly 
different.
To eliminate the effect of this leakage, the data measured and used later on will be 
obtained from that of the saturation region, or Id 1̂ 2 vs. Vg.
The threshold voltages of both D-mode and E-mode transistors measured across the 24
die in a 6mmx9mm wafer are shown in Fig, 5.6 and Table 5.1. The control of the E- 
mode threshold voltage has been achieved by the process discussed in Chapter 4. A 
further improvement is necessary for better device and circuit performances.
Another important figure of merit is die transconductance, Gm (s) or width-normalized 
transconductance, gm (ms/mm), as d iseased  in Section 2.5. The test resiilts o f Gm's for 
both D-mode and Ermode MODFET's are shown in Fig. 5.7 Foreach of the two cases, 
Gm is zero when Vg is below threshold voltage since the device is off. Beyond the 
threshold voltage, Gm increases rapidly; A maximum is reached where the 2DEG carrier 
concentration reaches it’s maximum value, Le., the potential well at the AlGaAs/GaAs 
interface is full. At this point, the depletion region from the gate and the depletion region 
from the heterojunction just touch. Beyond this point, Gm goes down because the 
depletion width of the Schottky gate is smaller than AlGaAs thickness so that a parallel 
channel in the doped n+AlGaAs will appear. Thus the charge in the AlGaAs isolates the 
2DEG from changes in Vg, i.e., a change in Vg mainly changes the charge in die AlGaAs, 
so dns/dVg goes to zero.
The transconductance Gm defined by (2.60) and measured in Fig. 5.7 is the so called 
extrinsic transconductance, which includes the series resistance of source. An intrinsic 
transconductance, Gmo, is defined as:
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Figure 5.5 Vs. Vg for the D-mode transistor.
Vth = 0.384V 
O(Vth) = 44mV 
O(Vih)ZVth= 11.5%
Figure 5.6 Histogram of V tJ1 of E-mode transistors across the wafer.





■- 17 ... 8
Averagevalue Vo1 0.384V -3.42 V
Standard 




controlled by wet etch MBE (unetched)
Gmo = C2 WVsat (5.12)
Opposite to Gm, Gm o considers the 2DEG channel conductance only. The two 
transconductances are related by
/"I _ Gmo Iu m !+GmoRs Rj+_J_
Jmo (5.13). . ' .. . . ' . . .
Another important parameter is the drain conductance, which is-
G4 - K '
\AVd/v
‘ (5.3.4)
The open circuit gain of a FET is determined by the drain and extrinsic transconductances
gain= pm  
Gd (5.15)
Roth Gm  and Gd depend on the gate voltage Vg. To obtain a maximum gain, an 
operating point at Vg should be found. Since Gd is almost a constant in saturation region, 
Vg is picked where Gm reaches it’s maximum value. For the device in Fig. 5.3 (b) and
Fig. 5.7 (b), Gd=0.057ms at Vg=0.9V, the maximum open circuit dc gain of this FET is 
then:
gain=2.019/0.057=35.42
Now it is easy to understand why this film with a thick spacer layer of t>=200A is said
CS )
MARKER C- . 5 5 0 0 V  . 1 2 0 E - 0 6  .
E - 0 6
12 . 00
/ d  i v
3 5 0 0
3 5 0 0 / d i v  C V>
(a) D-mode transistor (W/L=40/150, SD=150|im)
VG
MARKERS 2. 0 2 E - 0 9 .9600V
2. 0 1 9
0 0 0 0 i _  
. 0000 I. 3 0 0
13 0 0 / d i v
(b) E-mode transistor (W/L=40/2, SD=6|im)
Figure 5.7 Transconductances at V<jd = 2.0V.
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not to be optimized for transconductance. A thick spacer layer leads to a smaller 
capacitance C2 = £2/t2- This turns into a smaller Gmo and Gm by (5.12) and (5.13), 
respectively. ^
■ • • ■ . . ■ ■ i
It is understood that a shorter gate length MODFET will result in a smaller channel 
resistance, therefore a larger transconductance. In other words, gm=HnC2W(Vg-Vth)/L 
so long as ns=C2(Vg-Vth)/q. If gm is expressed in mS per unit width, then gm goes as 
1/L. This is proven by the measurements illustrated in Table 5.2.
Table 5.2 Transconductances versus gate lengths L and source-to-drain spacing SD.
No. mode (W/L) ratio SD (pm) Gm (mS) gm(rnS/mrn)
I E ■ 80/2 6 3.53 44.06
2 E 40/2 6 2.02 50.50
3 E 40/2 8 1.63 40.75
4 E 40/4 8 1.362 34.05
5 E 40/6 10 1.199 29.975
6 D I" 40/150 150 0.955 6.37
Cdhiparing the results listed in Table 5.2 with the values obtained at Purdue one year 
ago(33), moderate improvements have been made. This progress is believed primarily 
due to the efforts of improving ohmic contact and threshold voltage control on the E-mode 
MODFET's. Better control of the recess etch allows the threshold voltage Vth of the E- 
mode devices to be decreased from about 0.85V one year ago to 0.38V now. Recalling 
equation (2.57) for the large gate case (where saturation is due to channel pirich-off, rather
than earner velocity saturation), the transcdnductance in the saturation region is then
where .
Thrs means a reduced threshold voltage Vth will lead to a Iarger Gm beeause other 
quantities in (5.16) are constants.
Even when Vg is below the threshold voltage Vth, the drain current is not absdlnte 
zero as long as Vd is not zero. This leakage current is called the subthreshold current. Its 
magnitude is about 500nA for the MODFET's processed at Purdue, as shown in Fig. 5.8.
C A) CURSOR C .3800V MARKER C .3800V 6. 008uA 6. 008uA
decade /d i  v
1 1 - 0 8 3000 15'00/di v C V)
Figure 5=8 Subthreshold current at V<|=2.0V (E-mode device:W/L=40/2s SD=6pm).
ITie leakage path is believed to be through the undoped GaAs and the semi-insulating 
substrate. Currents from 50nA to 180nA between the isolated mesas were found when a 
voltage of V=3V was applied. Similar to Si M O S FE T s^), an exponential relationship in 
the region below the threshold voltage, as shown in Fig. 5.8, is found. The typical value 
o f  MODFET's fabricated at Purdue is about 80mV/decade.
The final important figure of merit measured for the single FET is the drain/source 
resistance. From (2.46), for any two points (Vg j, IcJi) and (Vg2, 1^2) chosen for large 





The difference of the source and drain access resistances Rs-Rd, is  determined by end 
resistance measurements proposed by K. W. Lee, et al.(59) A current is forced between 
the gate and the grounded source. The voltage drop between the drain anti the source is 
measured. This voltage divided by the current gives the source access resistance together 
with some portion of the channel resistance. The same procedure is repeated after the 
dram and source are switched. The difference between the two resistances obtained above 
is reasonably thought to be (Rs-Rd). For a quick estimation, especially when source and 
drain are physically symmetric, it is reasonable to assume Rs = R^. Then for the device 
illustrated in Fig. 5.4 (a) with Vth=0.334V, Choosing the two points at Vd=0.05V:
Id l=  18.51|iA , VgI = 0.527 V 
Id2 = 30.85mA, Vg2= 0.69V 
Calculation of (5.18) gives 
Rs+Rd= 495£2
and . . ' ( • ■/  v
Rs -  Rd=247.5f2
The total resistance Rs+Rd is:
Rs+Rd ^ Rehannel +  2Rc
where Rchannel is the resistance due to the 2DEG under the ungated portions of the 
device. Recallingthe contact resistance obtained from last section, Rc=I 19Q, the total 
contact resistance is then about 48.1% of the total resistance. To reduce its percentile to 
10% or below, a contact resistance of Rc=14.3fl or a specific contact resistivity pc <
1 .8x 10t6  fl-em? must; be achieved, as claimed earlier.
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Finally, the characteristic curves of ungated D-mode MODFET's are shown in Fig. 
5.9. Only a small portion, the linear region of operation, is used for the E/D type inverter 
built at Purdue, as discussed in Section 3.2.
5 .3  D CFL E/D Type Inverters
As discussed in Chapter 3, the operating points Vol» Voh of an inverter can be found 
by connecting two identical inverters in cascade, as shown in Fig. 3.5 (b).
In addition to the above two values, several other critical voltages and concepts are 
commonly used in characterizing and evaluating the inverter performance. These concepts 
are inptit low and high voltages, Vil and Vdi, inverter threshold voltage Vtr noise margin 
NM, voltage noise sensitivity NS, the input transition width TW, the logic swing Vj, and
the circuit noise immunity levels NI. Some of them arc shown in Fig. 5.10. They will be 
explained and defined next in the order they arc listed above.
Vil is defined by the point where
:'.;v dVput  _  j
dVjn (5.19)
V il represents the maximum value that a logic "0" input may have and still guarantee a 
logic "I" at the output. Similarly, Vm is defined by the same equation mentioned above
and represents the minimum logic "I" input voltage that will guarantee a logic "0" at the 
output. V j is defined as the intersection of the transfer characteristic with the unity gain
line Vout = Vin. The rest of the concepts mentioned above are defined in terms of VOL, 
Voh. Vm, Vm, and Vt.
The noise margin NM's are expressed as
NMH = V0H-Vm (5.20)
. NMl = Vil -V ol ' '  ■ ■ (5.21)
as shown in Fig. 5.10. Here and later on the subscripts "H" and "L" are for high and low 
states, respectively. Physically, noise margin NM is the range of variation of an input 
voltage for which no output transition will occur. It can be interpreted by Fig. 5.11.
The voltage noise sensitivities NS's are defined as
NSl = Vth - Vol . (5.22)
, : NSH = VOH-V t ; (S.23>
as shown in Fig. 5.10 also. For an ideal inverter, NSh = NSl -  V^^/2. The 
interpretation of NS is the amount of voltage necessary at the input to cause a definite 
output transition, as defined in Fig. 5.10.
TheinputtransitionwidthTW isdefinedas
Id(naA)
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(a) unetched D-mode device.
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Figure 5.11 Interpretation of noise margin.
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TW = Vih-V il (5.24)
This quantity is a measure of the separation between input logic low and input logic high 
values.
The logic swing Vj, which is simply the separation of output high and output low 
values, or be expressed as
Vi = Vo h -V ol (5.25)
Finally, the circuit noise immunity levels are defined as:
Vtt1j - NSh ,  VoH-Vth
Vi Voh-Vol (5.26)
Mll -  NSl - Vth-VoL
L V1 Voh-Vol (5.27)
which are the measure of the ability of the circuit to resist noise.
With the concepts and their values defined above, the DC properties o f the inverter 
circuit can be evaluated. Two typical transfer characteristic curves of inverters with 
unetched and etched loads fabricated on the test chip are shown in Fig. 5.12 and 5. 13, 
respectively. The characterization results are listed in Table 5.3.
The inverter with etched load has a good shape. The one with unetched load does not. 
But the etched D-Ioad is overetched This overetched load possesses a very high 
resistance or a threshold voltage which is almost positive. Its behavior is similar to an E- 
mode load such that the output high of the inverter can not be pulled all the way up to
Vdd-
5 .4  OtherMODFETDCFLCircuits
In this section, three-input NAND and NOR logic gates and ring oscillators will be 
characterized.
5.4.1 Three-input NAND and NOR logic gates 
To characterize these two gates, input sequential signals representing the truth tables 
Table 3.1 and Table 3.2 must be generated. Since no multioutput sequential generator is 
available at present, a square periodic wave form generator (IEC F51 function generator) 
and a TTL dual D-type edge-triggered flip-flops (SN7474N) as well as a hex buffer/driver 
with open collector high voltage outputs (SD7407) are connected as shown in Fig. 5.14 
(a ).'T h e  timing sequence generated by this circuit is illustrated in Fig. 5.14 (b). Totally 
six probes, three inputs A, B, and C, one voltage supply Vdd=I-OV, one ground and one 
output, are needed.
I. ODD
i  D CC
/ d i  V
0 0 0 0
0 0 0 0
I 0 0 0 / d i v  C V>
E-driver W/L=40/4, SD=Rjim 
D-load: W/L=40/120, SD=120nm
Figurt 5.12 Transfer characteristic of E/D inverter with unetched load.
V o u t ( V )
E-driven W/L«40/2, SEH5(im 
D-load: W/L=40/20, SB=£0^m
" ■ ' : ■ ■ ■ i
Figure 5.13 Transfer characteristic of E/D inverter with etched load.
Table 5.3 Characterization of E/D inverters with etched and nnetched loads.
No. > Characterized values Inverter with unetched load Inverter with etched load
• 'I Vch 1.0 0.96
2 Vql . 0.21 0.08
3-,;, - Vih 0.62 0.51
4 Vil 0.34 0.30
5....■■■ Vt 0.52 0.42
6 NMh 0.38 0.45
7 ; NMl 0.13 0.22 ';■■■■■
8 V-:;; NSh 0.49 0.54
9 NSl 0.31 0.34
10 TW 0.28 0.21
11 V1 - 0.79 0.88
12 NI„ 0.61 0.61
13 NIl 0.39 0.39
The two logic gates are tested with a Tektronix 5440 oscilloscope. Their inputs and 
outputs are pictured in Fig. 5.15 and Fig. 5.16, respectively. The correct logic functions 
are created by the two gates.
5.4.2 Ring Oscillators
As shown by the layout of the ring oscillator chip on page 52, totally four probes are 
needed to characterize a ring oscillator. One is for voltage supply Vdd, one is for output 
Vout, and two for the ground.
A Micromanipulator FET PS4 probe, a HP54501A Digitizing oscilloscope and a 
Tektronix 5440 oscilloscope are used to characterize die ring oscillators. The oscillation 
waveform of an eleven-stage MODFET ring oscillator with E/D type inverters and two 
output stages is shown in Fig. 5,17 (a). The loadof each of 13 inverters in this circuit is 
unetched. The shortest propagation time delay of each stage is tpd=477.3ps/stage (when 
Vdd=1.94V). A supply voltage Vdd dependence of oscillation frequency is shown in Fig. 
17(b).
5 .5  Discussion and  Sum m ary
The two transfer characteristics of the test inverters shown in Fig. 5.12 and 5.13 show 
that their output low tail near Vin=LOV is bent up a little, rather than level out or decay 
continuously. This is due to the gate leakage of the E-driver. A typical characteristic of E- 
driver coupled with a typical load line is shown in Fig. 5.18. For Vg larger than 0.8V, 
more and more gate leakage currents for larger gate voltages in the small portion of drain 
voltage appear. The intersections between the load line and that of E-driver for the 
increased Vg1S become more and more positive. This results in a slightly high output
voltages of the inverter.
For the inverter performance consideration, in addition to the DC voltage values we 
have characterized in Section 5.2, another important criterion is the power dissipation. 
For the unetched load case, the load is always in its linear region of operation as we have 
discussed in Chapter 3. For the ungated D-load, the current before saturation can be 
calculated by:
Idi = qhsWv = q n ^ V d s i  ^
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(a) waveform generator circuit
(b) output timing sequence of the generator.







Three E-driveis: W/L=40/2, SD=6jim 
Etched D-load: W/L=40/30, SD=SOpm
" ' ' ■ ' ' / ' ' ' \ ' J • h ■ ■ ■
Figure 5.15 Input and output of a 3-input MODFET NAND logic gate.
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97
TTiree E-drivers: W/L=40/2, SD=6jim 
Eiehed D-Ioad- W/L=40/6, SD=6pm
Figure 5.16 Input and output of a 3-input MODFET NOR logic gate.
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(a) oscillation waveform of an eleven-stage MODFET ring oscillator at 
Vdd=0,70V.
. !!HllHlHil i iHil




(b) oscillations of ring oscillator for three different supply voltages.
Figure 5.17 Oscillation waveforms ofkoDFET ring oscillator (E-drivers- W/L=40/2 
SD=6jim, unetched D-loads: W/L=40/40, SD=40jim).
f..: - ' ; ■-
Vin=Vgsd' 0.6V 0.8V 1.0V
Vout (Vin) Vol(0.6) Vol(0.8) Vol(I.O)
,V-
Vol(0.6) > Vol(0.8) > Vol(LO)
Figure 5.18 Effect of E-driver's gate leakage on inverter's output low region.
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as compared to the measurement result (which will be used for the Iatai calculation):
Idl=350jiA
The power of die inverter Pinv is approximated as:
Pinv=IdlxVdd= 350|iW
This inverter consumes a lot of power because of its* relatively large IVtlL Usually 
reduced IVtlI and Pi are desired to reduce the power dissipation. The physical 
interpretation for this reduction is that a reduced IVtlI or pi means a more resistive load. 
This will results in a smaller static current from voltage supply to the ground, but a lower 
speed.
Likewise, the power dissipation of a ring oscillator can be calculated in the same way. 
For each inverter of the test ring oscillator, all parameters are the same as in the above list 
with the exception of (W/L)i=40/40= I. Thus 
I^=437.5|XA ■
and the power Pqsc consumed by each stage of the ring oscillator is given by
P o s c ^ S V d d (HW) (5-29)
This expression shows a linear relationship between the power dissipation of the ring 
oscillator Pqsc (mW/stage) and the voltage supply Vdd (V). Thus on the one hand, 
smaller Vdd is prefered to reduce the power dissipation of the circuit. However, on the 
other hand, an increased Vdd will cause a less propagation delay tpd. Transient response 
analysis shows that the propagation delay of an inverter is primarily determined by how 
fast the output voltage of the inverter is pulled up from low to high by the load current, 
rather than pulled down from high to low by the driver. As a larger Vdd leads to a la rg a  
load current IdI, it is apparent that this increased Vdd will cause a smaller time delay, as 
proven by the measurements shown in Fig. 5.19. The Pose* vs. Vdd is calculated by
(5.19) and is also shown in the same figure.
The choice o f Vdd is a trade-off between the power dissipation and the propagation
delay. A very important figure of merit, the product 
tpd (propagation delay) x Posc> (power dissipation) 
is usually considered to compare the performance of different ring oscillators. The curve 
o f product tpdxP0sc VS- Vdd of the test MODFET ring oscillator is shown in Fig. 5.20. 
From this figure, the optimum figure of merit for this ring oscillator is
'
& 1500
£> 1000 0.6 m
e .  5oo
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Voltage supply Vdd (V)
Figure 5.19 tpd, P0SC versus v dd'
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tPdxP o s c - ^ l . !  fj/stage
and corresponding tpjj, Posc and VjjcJ are: 
tp4=650 ps/stage 
Posc=573d3 ^W/stage 




Voltage supply Vdd (V)
Figure 5.20 Time-power product (tpdxP0sc) versus VtJd-
CHAPTER 6
CONCLUSIONS AND RECOM M ENDATION FO R FUTURE W ORK
GaAs MODFET DCFL E/D type circuits and fabrication technology have been 
developed by this work. Several goals have been achieved.
The enhancement-mode MODFET's with 2pm gate lengths defined by totally optical 
lithography have demonstrated the transconductance as high as 50.50 ms/mm. A series 
of experiments on the contact alloy cycle have been conducted. The specific contact 
resistivity and width-normalized contact resistance as low as 4.95x10'^ Q-cm^ and 3.02 
O-mm, respectively, have been accomplished. Research on the gate recess etch has led 
to an acceptable threshold voltage uniformity. The threshold voltages of enhancement­
mode devices across the 6mmx9mm wafer ranged from 0.319V to 0.466V with a mean 
value of 0.38V and standard deviation of 44mV for the 17 transistors measured.
All types of DCFL circuits designed and fabricated on the test chip arc working well. 
The E/D type inverters have demonstrated noise margin of NMl= 0.22V, NMg -  0.45V 
and logic swing of Vp=O.88V. The three-input NAND and NOR logic gates have 
exhibited correct logic functions. MODFET ring oscillators with E/D type inverters have 
been successfully built. The shortest propagation time delay of 477.3 ps/stage, the 
optimum time-power product of 372.2fj/stage at VfJd=I-31V and power dissipation of
573.1|iW/stage (at 300K) have been demonstrated by an eleven-stage ring oscillator with 
two additional output inverter stages.
After progress has been niade in basic MODFET circuits as presented in the previous 
chapters, larger and better circuit applications are goals for future work. For this 
purpose, better control of the process and improved device performance are necessary. 
Two primary recommendations are made for these concerns.
Firsts for further transconductance improvement, both MBE film structure and 
device geometrical dimensions need to be improved. As mentioned in Chapter 5, the 
thick spacer layer of the Perkin Elmer MODFET film used at Purdure is optimized for 
carrier mobility, rather than transconductance. A thinner spacer layer may be used for 
better transconductance performance. Also, a relatively large source-to-drain spacing,
105
6M.m, has been used for the process runs up to now. A spacing reduction is necessary to 
reduce the source to drain serial resistance. But this reduction is limited by the optical 
lithography. Much smaller spacings can be achieved by e-beam direct-write. Gate 
lengths of 0.5pm and source-to-drain spacing of 3.5pm can be easily achieved by this 
technique. Additionally, large source and drain resistance is primarily attributed to the 
large contact resistance, which causes the poor transconductance as mentioned in Section 
5.5. Despite some work which has been done on this so far, more effort is necessary. 
The specific contact resistivity as low as 5xl0'^£2-cm^ or width-normalized resistance of 
0.035Q-mm has been reported. (49) Further study and experiments on the contact and 
it's alloy cycle as discussed in Chapter 3 are needed.
Second, a better control on the threshold voltage or gate recess etch is desired. A 
pH controlled etch is worth trying for its simplicity. By controlling the pH value of the 
recess etch solution at the value of 7.1 with a high-resolution pH meter, a good 
uniformity of threshold voltage with small variation of 70mV for several runs has been 
accomplished.^ I) Much better results cap be achieved by dry reactive ion etch (RTF.) 
This technique is strongly recommended in spite of its complexity. Threshold voltage 
variation as small as 4mV across the IOmmxlOmm wafer has been reported using this 
method.(^O) This impressive result shows the necessity of this technique for high quality 
MODFET DCFL circuits. The RIE and self-stopping-layer technique makes use of 
former's high selectivity between GaAs and AlGaAs. A very thin stop layer, GaAs, is 
included to the doped AlGaAs during MBE growth of film. The AlGaAs thickness 
below the stop GaAs layer which is required for the threshold voltage of the 
enhancement-mode device is calculated and controlled precisely during MBE growth. 
Then, on top of the thin GaAs stop layer, another AlGaAs layer is grown to produce the 
desired thickness for the threshold voltage of depletion-mode MODFET. RIE is then 
applied to remove the cap n-t- GaAs layer on the depletion-mode gate areas and recess 
through the GaAs stop layer on the enhancement-mode gate regions. Accurate threshold 
voltages for both E-mode and D-mode MODFET's will be achieved. The details of the 
RIE dry etch for the M ODFET's are discussed in Reference (19), (20), (24), (26) and 
(60).
Better mask layout can contribute a lot to the improvements of circuits. For the 
example of the ring oscillator, the propagation delay is primarily due to the pull-up 
procedure and the value of the load capacitance has a dramatic impact on the speed. The 
major portion of the load capacitance is the gate capacitance of the next stage. So the area 
of the gate and interconnect metal between the output of one stage to the gate of the next
106
stage mast be reduced as small as possible. To reduce this area and capacitance, one 
layout example is illustrated in Fig. 6.1. This design aligns the gate of each stage straight 
to the output of the previous stage, rather than to the gate as we did. TThe area of the 
interconnect metal or load capacitance is thus reduced greatly.
Finally, a planar process realized by implant isolation is recommended for the more 
complicated circuit implementations. As mentioned earlier, the mesa etch may cause open 
circuits if the gate and interconnect metal is not deposited thick enough to cover the mesa 
step. For the relatively simple circuits we have built on the test chips, mesa etch is an 
acceptable method for simplicity. However, for large scale integrated circnits, the 
probability of open circuits due to the mesa depth will be increased.
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APPENDIX
APPENDIX
MOd Fe t  Runsheet (Optical Process)
1) Obtaihfilm
Film cross-section:
Semi-insulating GaAs substrate 
1.0 micron undoped GaAs 
200 A  undoped (Al,Ga)As 
V 600 A  n+(Al,Ga)As ^
50 A  n+ GaAs
2) Mount Sample on Si wafer
SolderwithIndium
''.M A SK b:/
3) Define mesa pattern
Prebake sample @  120^0 for 15 minutes 
Deposit AZ-1350J-SF positive photoresist 
Spin @4400 ipm for 40 seconds 
Softbake resist @ 90°C for 15 minutes 
Align and expose mesa mask (Suss Aligner) 
Exposure time: 6 seconds 
Exposure units: 275w 
Exposure Mode: HP 
Develop resist
Developer: I AZ Developer: I Di 
Develop time: 30 seconds 
Rinse time: 40 seconds (DI)
114
Inspect pattern
Hardbake resist @ 120° C for 20 minutes
4) MesaEtch
Wet Etch "
Solution: I H2S C ^ : I H2O2 :24  DI 
Depth: 5000A
Rate: approximately 50 A/second
Time: 100 seconds
NOTE:
Add H2S04 to DI
Wait for temperature to fall to 35 0C  






. -DLrinse . ■
'N 2 Wdwdry - . /
Recorddepthandeachrate(TencorAlphaStep)
NOTE: Perform etch on GaAs sample first to calibrate etch rate. Use identical DI 
temperature and time delay for both.
MASK 2:
5) Define Ohmic Contact Pattern
Prebake @ 120°C for 15 minutes 
Deposit AZ-1350J-SF positive photoresist 
Spin @ 4000 rpm for 30 seconds 
Softbake resist @ 65°C for 15 minutes 
Alignandexposecontactmask 
Exposure time: 6 seconds 
Exposure units(power): 275w 
Exposure Mode: HP
Aid liftoff with 14 minute soak in CWorobenzene
Develop resist
Develop solution: I AZ Developer: I DI 
Develop time: 70 seconds 
Rinse time: 40 seconds (DI)
Inspect pattern
6) Ohmic Contact Evaporation 
OxideEtch
Etch solution: I NH4O H : 40 DI 
Etch time: 30 seconds 
DIrinse 
N2 blow dry
E-beam Evaporation (Varian system)
Ni 50 A  262 Hz
Ge 500 A  1,565 Hz
- - • .
Au 1000 A  11,353 Hz
Ni 300 A  1,571 Hz
Au 300 A  3,406 Hz
Ti 1000 A  2,653 Hz
Au 2000 A  22,706 Hz







8) Alloy Ohmic Contacts
Open tube N2 furnace (Marshall furnace)
AUoy @ 450^0 for 5 minutes
Inspect contacts (should be brownish and bubbly for Au/Ge)
MASKS:
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9) Define Gate Recess Pattern for D-mode Load 
Prebake @ 120°C for 15 minutes 
Deposit AZ-1350J-SF positive photoresist 
Spin @ 4400 rpm for 40 seconds 
Softbake resist @ 70° C for 15 minutes 
Alignandexposegaterecessmask 
Exposure time: 5.75 seconds 
Exposyre units (power): 275w 
Exposure Mode: HP 
Developresist
Develop solution: I AZDeveloper: I DI 
Develop time: 85 seconds 
Rinse time: 40 seconds (DI) 
Inspectpattem
10) D-mode Load Recess Etch:
WetEtch .
Solution: 2 H2SQ4 : 1H2O2 : 500D I
Time: (determined by electrical monitoring) 30-45 seconds
Rate: 2.25 A /  second
Depth: (determined by electrical monitoring) the current should be 








11) Define Gate Recess Pattern for E-mode Driver 
Prebake @ 120°C for 15 minutes
Deposit AZ-1350J-SF positive photoresist 
Spin @4400 rpm for 40 seconds 
Soltbake resist @70°C for 15 minutes 
Align and expose gate recess mask 
Exposure time: 5.75 seconds 
Exposure units (power): 275w 
Exposure Mode: HP 
EteyelopreSist
Etevelop solution: I AZDeveloper: I DI 
Develop time: 85 seconds 




Solution: 2 H2SO4 : 1 H2O2 :500 DI
Time: (determined by electrical monitoring) 60-75 seconds 
Rate: 2.25 A  /  second
Depth: (determined by electrical monitoring) about 160-180A 
DI rinse 
N2 blow dry





13) Define Gate Metal Pattern
Prebake®  120° G fbr 15 minutes 
Deposit AZ-1350J-SF positive photoresist 
Spin @ 4000 rpm for 30 seconds 
Softbake resist #  65 0CMfcf 15 minutes 
A l i g n  and expose metal mask
Expoaure time: 5.5 seconds
Exposure power: 275w
Exposure Mode: HP
Aid liftoff with 14 minute soak in Chlorobenzene 
Developresist
Develop solution: I AZDeveloper: I DI 
Develop time: 85 Seconds 




Etch solution: I NH4O H : 40 DI 
Eteh time: 30 seconds 
DIrinse 
N2 blow dry
E-beam Evaporation (Varian System)
H  500 A  1326 Hz 
Au 4000 A  45,412 Hz
15) Liftoff Pattern
Acetonsoak
(Use Aceton filled squirt bottle)
Methanolrinse
DIrinse
N2 blow dry
16) InspectMODFETS
